Fast constructive-solid geometry display in the pixel-powers graphics system
SIGGRAPH '86 Proceedings of the 13th annual conference on Computer graphics and interactive techniques
The Geometry Engine: A VLSI Geometry System for Graphics
SIGGRAPH '82 Proceedings of the 9th annual conference on Computer graphics and interactive techniques
A parallel processor system for three-dimensional color graphics
SIGGRAPH '84 Proceedings of the 11th annual conference on Computer graphics and interactive techniques
Hardware acceleration for Window systems
SIGGRAPH '89 Proceedings of the 16th annual conference on Computer graphics and interactive techniques
Pixel-planes 5: a heterogeneous multiprocessor graphics system using processor-enhanced memories
SIGGRAPH '89 Proceedings of the 16th annual conference on Computer graphics and interactive techniques
Distributing display lists on a multicomputer
I3D '90 Proceedings of the 1990 symposium on Interactive 3D graphics
The rendering architecture of the DN10000VS
SIGGRAPH '90 Proceedings of the 17th annual conference on Computer graphics and interactive techniques
Graphics rendering architecture for a high performance desktop workstation
SIGGRAPH '93 Proceedings of the 20th annual conference on Computer graphics and interactive techniques
Leo: a system for cost effective 3D shaded graphics
SIGGRAPH '93 Proceedings of the 20th annual conference on Computer graphics and interactive techniques
A MIMD rendering algorithm for distributed memory architectures
PRS '93 Proceedings of the 1993 symposium on Parallel rendering
Tracking graphics state for networked rendering
HWWS '00 Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware
Distributed rendering for scalable displays
Proceedings of the 2000 ACM/IEEE conference on Supercomputing
Adaptive Parallel Rendering on Multiprocessors and Workstation Clusters
IEEE Transactions on Parallel and Distributed Systems
The triangle processor and normal vector shader: a VLSI system for high performance graphics
SIGGRAPH '88 Proceedings of the 15th annual conference on Computer graphics and interactive techniques
High-performance polygon rendering
SIGGRAPH '88 Proceedings of the 15th annual conference on Computer graphics and interactive techniques
A display system for the Stellar graphics supercomputer model GS1000
SIGGRAPH '88 Proceedings of the 15th annual conference on Computer graphics and interactive techniques
A user-programmable vertex engine
Proceedings of the 28th annual conference on Computer graphics and interactive techniques
Parallel Polygon Rendering for Message-Passing Architectures
IEEE Parallel & Distributed Technology: Systems & Technology
The Silicon Graphics 4D/240GTX Superworkstation
IEEE Computer Graphics and Applications
A multi-processor workstation with a logic-enhanced distributed frame buffer
EGGH'87 Proceedings of the Second Eurographics conference on Advances in Computer Graphics Hardware
Combining Z-buffer engines for higher-speed rendering
EGGH'88 Proceedings of the Third Eurographics conference on Advances in Computer Graphics Hardware
A distributed frame buffer within a window-oriented high performance graphics system
EGGH'89 Proceedings of the Fourth Eurographics conference on Advances in Computer Graphics Hardware
The I.M.O.G.E.N .E. machine: some hardware elements
EGGH'91 Proceedings of the Sixth Eurographics conference on Advances in Computer Graphics Hardware: rendering, visualization and rasterization hardware
Hardware challenges for ray tracing and radiosity algorithms
EGGH'92 Proceedings of the Seventh Eurographics conference on Graphics Hardware
An efficient massively parallel rasterization scheme for a high performance graphics system
EGGH'92 Proceedings of the Seventh Eurographics conference on Graphics Hardware
Anti-aliased line drawing on a distributed cell store system
EGGH'92 Proceedings of the Seventh Eurographics conference on Graphics Hardware
Hi-index | 0.00 |
Interactive 3D graphics applications require significant arithmetic processing to handle complex models, particularly if realistic rendering techniques are used. Current semiconductor technology cannot provide the necessary performance without some form of multi-processing.This paper describes a graphics processor architecture which can be configured with an arbitrary number of identical processors operating in parallel. Each of the parallel processors can be programmed identically as if it were a single processor system, substantially simplifying software development and allowing complex rendering functions to take advantage of the multiple processors. The architecture described is able to achieve extremely high performance while allowing the price/performance of the system to be optimized for a given application.Techniques are described for handling graphics command distribution, sequencing of commands which must be processed in order, parallel processing of graphics primitive picking, and handling inquiry (read-back) commands.