A dynamic and efficient representation of building-block layout
DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Power and ground network topology optimization for cell based VLSIs
DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Post routing performance optimization via tapered link insertion and wiresizing
EURO-DAC '95/EURO-VHDL '95 Proceedings of the conference on European design automation
Post routing performance optimization via multi-link insertion and non-uniform wiresizing
ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Post global routing crosstalk risk estimation and reduction
Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
A spacing algorithm for performance enhancement and cross-talk reduction
ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Post-route optimization for improved yield using a rubber-band wiring model
ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
SURF: Rubber-Band Routing System for Multichip Modules
IEEE Design & Test
Combine and top down block placement algorithm for hierarchical logic VLSI layout
DAC '84 Proceedings of the 21st Design Automation Conference
SLIM-the translation of symbolic layouts into mask data
DAC '80 Proceedings of the 17th Design Automation Conference
DAC '76 Proceedings of the 13th Design Automation Conference
Wire routing by optimizing channel assignment within large apertures
DAC '71 Proceedings of the 8th Design Automation Workshop
IC mask layout with a single conductor layer
DAC '70 Proceedings of the 7th Design Automation Workshop
Reducing clock skew variability via cross links
Proceedings of the 41st annual Design Automation Conference
Fast Incremental Link Insertion in Clock Networks for Skew Variability Reduction
ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Single-row mapping and transformation of connected graphs
The Journal of Supercomputing
IEEE Design & Test
IEEE Transactions on Computers
BoxRouter 2.0: A hybrid and robust global router with layer assignment for routability
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Double patterning technology friendly detailed routing
Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Dynamic Single-Row Routing Technique for Channel Assignments
ITNG '09 Proceedings of the 2009 Sixth International Conference on Information Technology: New Generations
Layout generator for transistor-level high-density regular circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Reliability analysis and optimization of power-gated ICs
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Post global routing crosstalk synthesis
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
On Cell Layout-Performance Relationships in VeSFET-Based, High-Density Regular Circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Performance driven spacing algorithms using attractive and repulsive constraints for submicron LSI's
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
| Hi-index | 0.00 |
The objective of this paper is to commemorate Professor Ernest S. Kuh's contributions to EDA and to bring attention to his research group's many accomplishments in physical design area. The focus is on routing and our goal is to trace the effects that the ideas which originated in Kuh's group have had on researchers then and now.