Hitting the memory wall: implications of the obvious
ACM SIGARCH Computer Architecture News
Energy cost of information transmission (along the path to understanding)
PhysComp96 Proceedings of the fourth workshop on Physics and computation
Clock rate versus IPC: the end of the road for conventional microarchitectures
Proceedings of the 27th annual international symposium on Computer architecture
The interpretation and application of Rent's rule
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on system-level interconnect prediction
System-level performance evaluation of three-dimensional integrated circuits
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on system-level interconnect prediction
Robot: Mere Machine to Transcendent Mind
Robot: Mere Machine to Transcendent Mind
Communications of the ACM - Voting systems
Cache miss behavior: is it √2?
Proceedings of the 3rd conference on Computing frontiers
IBM Journal of Research and Development - POWER5 and packaging
On a Pin Versus Block Relationship For Partitions of Logic Graphs
IEEE Transactions on Computers
The next resource war: computation vs. communication
Proceedings of the 2008 international workshop on System level interconnect prediction
Interlayer cooling potential in vertically integrated packages
Microsystem Technologies - Special Issue on MicroNanoReliability 2007
Three-dimensional silicon integration
IBM Journal of Research and Development
Implications of Electronics Technology Trends for Algorithm Design1
The Computer Journal
Minimal energy dissipation in logic
IBM Journal of Research and Development
Maintaining the benefits of CMOS scaling when scaling bogs down
IBM Journal of Research and Development
Interconnect opportunities for gigascale integration
IBM Journal of Research and Development
Toward zero-emission data centers through direct reuse of thermal energy
IBM Journal of Research and Development
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Implications of Historical Trends in the Electrical Efficiency of Computing
IEEE Annals of the History of Computing
A brief review on allometric scaling in biology
CIS'04 Proceedings of the First international conference on Computational and Information Science
Software-defined massive multicore networking via freespace optical interconnect
Proceedings of the ACM International Conference on Computing Frontiers
Roadmap towards ultimately-efficient zeta-scale datacenters
Proceedings of the Conference on Design, Automation and Test in Europe
Hi-index | 0.00 |
We address integration density in future computers based on packaging and architectural concepts of the human brain: a dense 3-D architecture for interconnects, fluid cooling, and power delivery of energetic chemical compounds transported in the same fluid with little power needed for pumping. Several efforts have demonstrated that by vertical integration, memory proximity and bandwidth are improved using efficient communication with low-complexity 2-D arrays. However, power delivery and cooling do not allow integration of multiple layers with dense logic elements. Interlayer cooled 3-D chip stacks solve the cooling bottlenecks, thereby allowing stacking of several such stacks, but are still limited by power delivery and communication. Electrochemical power delivery eliminates the electrical power supply network, freeing valuable space for communication, and allows scaling of chip stacks to larger systems beyond exascale device count and performance. We find that historical efficiency trends are related to density and that current transistors are small enough for zetascale systems once communication and supply networks are simultaneously optimized. We infer that biological efficiencies for information processing can be reached by 2060 with ultracompact space-filled systems that make use of brain-inspired packaging and allometric scaling laws.