Logic verification methodology for PowerPC microprocessors

Authors:
Charles H. Malley;Max Dieudonné
Affiliations:
Motorola Inc., 9737 Great Hills Trail, Austin, Texas;IBM Corporation, 11400 Burnet Road, Austin, Texas
Venue:
DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Year:
1995

Citing 8
Cited 11

COSMOS: a compiled simulator for MOS circuits

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Finding the optimal variable ordering for binary decision diagrams

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
SKILL: A CAD system extension language

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Verification of the IBM RISC System/6000 by a dynamic biased pseudo-random test program generator

IBM Systems Journal
BDDMAP: a technology mapper based on a new covering algorithm

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Verity—a formal verification program for custom CMOS circuits

IBM Journal of Research and Development - Special issue: IBM CMOS technology
MOSSIM: A switch-level simulator for MOS LSI

DAC '81 Proceedings of the 18th Design Automation Conference
LSS: a system for production logic synthesis

IBM Journal of Research and Development

Functional verification methodology of Chameleon processor

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Automatic generation of assertions for formal verification of PowerPC microprocessor arrays using symbolic trajectory evaluation

DAC '98 Proceedings of the 35th annual Design Automation Conference
On measuring the effectiveness of various design validation approaches for PowerPC microprocessor embedded arrays

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Test Generation Based on High-Level Assertion Specification for PowerPCTM Microprocessor Embedded Arrays

Journal of Electronic Testing: Theory and Applications - special issue on high-level test synthesis
An Efficient Logic Equivalence Checker for Industrial Circuits

Journal of Electronic Testing: Theory and Applications - Special issue on microprocessor test and verification
On Efficiently Producing Quality Tests forCustom Circuits in PowerPC™ Microprocessors

Journal of Electronic Testing: Theory and Applications - Special issue on microprocessor test and verification
Measuring the effectiveness of various design validation approaches for PowerPCTM microprocessor arrays

Proceedings of the conference on Design, automation and test in Europe
Experience in Validation of PowerPCTM Microprocessor Embedded Arrays

Journal of Electronic Testing: Theory and Applications
12.2 On Logic and Transistor Level Design Error Detection of Various Validation Approaches for PowerPC(tm) Microprocessor Arrays

VTS '98 Proceedings of the 16th IEEE VLSI Test Symposium
A New Validation Methodology Combining Test and Formal Verification For PowerPC" Microprocessor Arrays

ITC '97 Proceedings of the 1997 IEEE International Test Conference
Tradeoff Analysis For Producing High Quality Tests For Custom Circuits in PowerPCTM Microprocessors

ITC '99 Proceedings of the 1999 IEEE International Test Conference

Quantified Score

Hi-index	0.01

Logic verification methodology for PowerPC microprocessors

Quantified Score

Visualization

Abstract