Test Data Compression for System-on-a-Chip Using Golomb Codes

Authors:
Anshuman Chandra;Krishnendu Chakrabarty
Affiliations:
-;-
Venue:
VTS '00 Proceedings of the 18th IEEE VLSI Test Symposium
Year:
2000

Citing 0
Cited 26

Memory fault diagnosis by syndrome compression

Proceedings of the conference on Design, automation and test in Europe
Efficient test data compression and decompression for system-on-a-chip using internal scan chains and Golomb coding

Proceedings of the conference on Design, automation and test in Europe
Embedded test control schemes for compression in SOCs

Proceedings of the 39th annual Design Automation Conference
Enhanced Reduced Pin-Count Test for Full-Scan Design

Journal of Electronic Testing: Theory and Applications
Deterministic Test Vector Compression/Decompression for Systems-on-a-Chip Using an Embedded Processor

Journal of Electronic Testing: Theory and Applications
Enhanced Reduced Pin-Count Test for Full-Scan Design

ITC '01 Proceedings of the 2001 IEEE International Test Conference
Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequency-Directed Run-Length (FDR) Codes

IEEE Transactions on Computers
An Arithmetic Structure for Test Data Horizontal Compression

Proceedings of the conference on Design, automation and test in Europe - Volume 1
3-Stage Variable Length Continuous-Flow Scan Vector Decompression Scheme

VTS '04 Proceedings of the 22nd IEEE VLSI Test Symposium
Evaluation of heuristic techniques for test vector ordering

Proceedings of the 14th ACM Great Lakes symposium on VLSI
Matrix-based software test data decompression for systems-on-a-chip

Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Desing and test of systems on a chip
Adjustable Width Linear Combinational Scan Vector Decompression

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
RL-huffman encoding for test compression and power reduction in scan applications

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Evolutionary Optimization in Code-Based Test Compression

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
A Huffman-based coding with efficient test application

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Data-Independent Pattern Run-Length Compression for Testing Embedded Cores in SoCs

IEEE Transactions on Computers
On reducing both shift and capture power for scan-based testing

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
A New Scan Architecture for Both Low Power Testing and Test Volume Compression Under SOC Test Environment

Journal of Electronic Testing: Theory and Applications
A Variable-Length Coding Adjustable for Compressed Test Application

IEICE - Transactions on Information and Systems
Run-length-based test data compression techniques: how far from entropy and power bounds?—a survey

VLSI Design
A generic framework for scan capture power reduction in fixed-length symbol-based test compression environment

Proceedings of the Conference on Design, Automation and Test in Europe
X-filling for simultaneous shift- and capture-power reduction in at-speed scan-based testing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A new scheme of test data compression based on equal-run-length coding (ERLC)

Integration, the VLSI Journal
Deterministic test vector compression / decompression using an embedded processor

EDCC'05 Proceedings of the 5th European conference on Dependable Computing
COMPAS – compressed test pattern sequencer for scan based circuits

EDCC'05 Proceedings of the 5th European conference on Dependable Computing
Weighted transition based reordering, columnwise bit filling, and difference vector: a power-aware test data compression method

VLSI Design - Special issue on CAD for Gigascale SoC Design and Verification Solutions

Quantified Score

Hi-index	0.01

Visualization

Abstract

We present a new test data compression method and decompression architecture based on Golomb codes. The proposed method is especially suitable for encoding precomputed test sets for embedded cores in a system-on-a-chip (SOC). The major advantages of Golomb include very high compression, analytically predictable compression results, and a low-cost and scalable on-chip decoder. In addition, the novel interleaving decompression architecture allows multiple cores in an SOC to be tested concurrently using a single ATE I/O channel.We demonstrate the effectiveness of the proposed approach by applying it to the ISCAS benchmark circuits and to two industrial production circuits. We also use analytical and experimental means to highlight the superiority of Golomb codes over run-length codes.