Evolutionary Optimization in Code-Based Test Compression

Authors:
Ilia Polian;Alejandro Czutro;Bernd Becker
Affiliations:
Albert-Ludwigs-University, Germany;Albert-Ludwigs-University, Germany;Albert-Ludwigs-University, Germany
Venue:
Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Year:
2005

Citing 29
Cited 1

Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers

IEEE Transactions on Computers - Special issue on fault-tolerant computing
Evolutionary algorithms in theory and practice: evolution strategies, evolutionary programming, genetic algorithms

Evolutionary algorithms in theory and practice: evolution strategies, evolutionary programming, genetic algorithms
A SAT-based implication engine for efficient ATPG, equivalence checking, and optimization of netlists

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Genetic algorithms for VLSI design, layout & test automation

Genetic algorithms for VLSI design, layout & test automation
Evolutionary algorithms for VLSI CAD

Evolutionary algorithms for VLSI CAD
Genetic Algorithms in Search, Optimization and Machine Learning

Genetic Algorithms in Search, Optimization and Machine Learning
Combining GAs and Symbolic Methods for High Quality Tests of Sequential Circuits

Journal of Electronic Testing: Theory and Applications
On identifying don't care inputs of test patterns for combinational circuits

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters

Journal of Electronic Testing: Theory and Applications
A Diagnostic ATPG for Delay Faults Based on Genetic Algorithms

Proceedings of the IEEE International Test Conference on Test and Design Validity
Generation of Vector Patterns Through Reseeding of Multipe-Polynominal Linear Feedback Shift Registers

Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design
Test vector decompression via cyclical scan chains and its application to testing core-based designs

ITC '98 Proceedings of the 1998 IEEE International Test Conference
Test vector encoding using partial LFSR reseeding

Proceedings of the IEEE International Test Conference 2001
Bit parallel test pattern generation for path delay faults

EDTC '95 Proceedings of the 1995 European conference on Design and Test
On Optimizing BIST-Architecture by Using OBDD-based Approaches and Genetic Algorithms

VTS '97 Proceedings of the 15th IEEE VLSI Test Symposium
Built-in Test Pattern Generation For High-Performance Cir cuits Using Twisted-Ring Counters

VTS '99 Proceedings of the 1999 17TH IEEE VLSI Test Symposium
Scan Vector Compression/Decompression Using Statistical Coding

VTS '99 Proceedings of the 1999 17TH IEEE VLSI Test Symposium
Test Data Compression for System-on-a-Chip Using Golomb Codes

VTS '00 Proceedings of the 18th IEEE VLSI Test Symposium
Packet-Based Input Test Data Compression Techniques

ITC '02 Proceedings of the 2002 IEEE International Test Conference
Multiscan-Based Test Compression and Hardware Decompression Using LZ77

ITC '02 Proceedings of the 2002 IEEE International Test Conference
Reducing Test Application Time Through Test Data Mutation Encoding

Proceedings of the conference on Design, automation and test in Europe
Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression

Proceedings of the conference on Design, automation and test in Europe
Decompression of test data using variable-length seed LFSRs

VTS '95 Proceedings of the 13th IEEE VLSI Test Symposium
Frequency-Directed Run-Length (FDR) Codes with Application to System-on-a-Chip Test Data Compression

VTS '01 Proceedings of the 19th IEEE VLSI Test Symposium
On Test Data Volume Reduction for Multiple Scan Chain Designs

VTS '02 Proceedings of the 20th IEEE VLSI Test Symposium
Nine-Coded Compression Technique with Application to Reduced Pin-Count Testing and Flexible On-Chip Decompression

Proceedings of the conference on Design, automation and test in Europe - Volume 2
3-Stage Variable Length Continuous-Flow Scan Vector Decompression Scheme

VTS '04 Proceedings of the 22nd IEEE VLSI Test Symposium
Evolutionary Optimization of Markov Sources for Pseudo Random Scan BIST

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Embedded deterministic test

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

A New Scan Architecture for Both Low Power Testing and Test Volume Compression Under SOC Test Environment

Journal of Electronic Testing: Theory and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

We provide a general formulation for the code-based test compression problem with fixed-length input blocks and propose a solution approach based on Evolutionary Algorithms. In contrast to existing code-based methods, we allow unspecified values in matching vectors, which allows encoding of arbitrary test sets using a relatively small number of code-words. Experimental results for both stuck-at and path delay fault test sets for ISCAS circuits demonstrate an improvement compared to existing techniques.