Response shaper: a novel technique to enhance unknown tolerance for output response compaction

Authors:
M. C. -T. Chao;Seongmoon Wang;S. T. Chakradhar;Kwang-Ting Cheng
Affiliations:
Dept. of Electr. & Comput. Eng., California Univ., Santa Barbara, Santa Barbara, CA, USA;Duke Univ., Durham, NC, USA;Dept. of Electr. Eng. & Comput. Sci., Michigan Univ., Ann Arbor, MI, USA;Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA
Venue:
ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Year:
2005

Citing 12
Cited 4

Two-dimensional test data compression for scan-based deterministic BIST

Proceedings of the IEEE International Test Conference 2001
OPMISR: the foundation for compressed ATPG vectors

Proceedings of the IEEE International Test Conference 2001
Test application time and volume compression through seed overlapping

Proceedings of the 40th annual Design Automation Conference
Scan Vector Compression/Decompression Using Statistical Coding

VTS '99 Proceedings of the 1999 17TH IEEE VLSI Test Symposium
X-Compact: An Efficient Response Compaction Technique for Test Cost Reduction

ITC '02 Proceedings of the 2002 IEEE International Test Conference
Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression

Proceedings of the conference on Design, automation and test in Europe
Masking of Unknown Output Values during Output Response Compression byUsing Comparison Units

IEEE Transactions on Computers
BIST Technique by Equally Spaced Test Vector Sequences

VTS '04 Proceedings of the 22nd IEEE VLSI Test Symposium
On Compacting Test Response Data Containing Unknown Values

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
On Efficient X-Handling Using a Selective Compaction Scheme to Achieve High Test Response Compaction Ratios

VLSID '05 Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design
X-Masking During Logic BIST and Its Impact on Defect Coverage

ITC '04 Proceedings of the International Test Conference on International Test Conference
Channel Masking Synthesis for Efficient On-Chip Test Compression

ITC '04 Proceedings of the International Test Conference on International Test Conference

Using reiterative LFSR based X-masking to increase output compression in presence of unknowns

Proceedings of the 18th ACM Great Lakes symposium on VLSI
X-align: improving the scan cell observability of response compactors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
On compaction utilizing inter and intra-correlation of unknown states

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
X-tracer: a reconfigurable X-tolerant trace compressor for silicon debug

Proceedings of the 49th Annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

The presence of unknown values in the simulation result is a key barrier to effective output response compaction in practice. This paper proposes a simple circuit module, called a response shaper, to reshape the scan-out responses before feeding them to a space compactor. Along with the proposed reshaping algorithm, response shapers can help the space compactor to reduce the number of undetectable modeled and unmodeled faults in the presence of unknown values. Moreover, the proposed compaction scheme is ATPG-independent and its hardware requirement is pattern-independent. In our experiments, we use a simple XOR compactor as the space compactor to evaluate the effectiveness of the response shaper. The results show that the number of undetectable faults and unobservable scan-out responses can be significantly reduced in comparison with the results of a convolutional compactor. The number of the extra scan-in bits required for the control signals of the response shapers is only a small fraction of the total test data volume. Also, its hardware overhead is acceptable and the runtime of the reshaping algorithm is scalable for large industrial designs.