Support for partial run-time reconfiguration of platform FPGAs

Authors:
Miguel L. Silva;João Canas Ferreira
Affiliations:
Faculdade de Engenharia da Universidade do Porto, Rua Dr. Roberto Frias, s/n, 4200-465 Porto, Portugal;Faculdade de Engenharia da Universidade do Porto, Rua Dr. Roberto Frias, s/n, 4200-465 Porto, Portugal and INESC Porto, Rua Dr. Roberto Frias, s/n, 4200-465 Porto, Portugal
Venue:
Journal of Systems Architecture: the EUROMICRO Journal
Year:
2006

Citing 12
Cited 11

Intel MMX for multimedia PCs

Communications of the ACM
Improving functional density using run-time circuit reconfiguration

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Dynamic hardware plugins in an FPGA with partial run-time reconfiguration

Proceedings of the 39th annual Design Automation Conference
AltiVec Extension to PowerPC Accelerates Media Processing

IEEE Micro
JPG - A Partial Bitstream Generation Tool to Support Partial Reconfiguration in Virtex FPGAs

IPDPS '02 Proceedings of the 16th International Parallel and Distributed Processing Symposium
Using PARBIT to Implement Partial Run-Time Reconfigurable Systems

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Partially Reconfigurable Cores for Xilinx Virtex

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
PaDReH: a framework for the design and implementation of dynamically and partially reconfigurable systems

SBCCI '04 Proceedings of the 17th symposium on Integrated circuits and system design
Real-time LUT-based network topologies for dynamic and partial FPGA self-reconfiguration

SBCCI '04 Proceedings of the 17th symposium on Integrated circuits and system design
Dynamic Reconfiguration of Mechatronic Real-Time Systems Based on Configuration State Machines

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Using a Tightly-Coupled Pipeline in Dynamically Reconfigurable Platform FPGAs

DSD '05 Proceedings of the 8th Euromicro Conference on Digital System Design

Tornado: A self-reconfiguration control system for core-based multiprocessor CSoPCs

Journal of Systems Architecture: the EUROMICRO Journal
Using simulated partial dynamic run-time reconfiguration to share embedded FPGA compute and power resources across a swarm of unpiloted airborne vehicles

EURASIP Journal on Embedded Systems
A multi-mode video-stream processor with cyclically reconfigurable architecture

Proceedings of the 5th conference on Computing frontiers
A Flexible system level design methodology targeting run-time reconfigurable FPGAs

EURASIP Journal on Embedded Systems - Reconfigurable Computing and Hardware/Software Codesign
Schedulability analysis of preemptive and nonpreemptive EDF on partial runtime-reconfigurable FPGAs

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Modern development methods and tools for embedded reconfigurable systems: A survey

Integration, the VLSI Journal
UML-based hardware/software co-design platform for dynamically partially reconfigurable network security systems

Journal of Systems Architecture: the EUROMICRO Journal
Model-based platform-specific co-design methodology for dynamically partially reconfigurable systems with hardware virtualization and preemption

Journal of Systems Architecture: the EUROMICRO Journal
Dynamically reconfigurable dataflow architecture for high-performance digital signal processing

Journal of Systems Architecture: the EUROMICRO Journal
An autonomous fault tolerant system for CAN communications

IEA/AIE'10 Proceedings of the 23rd international conference on Industrial engineering and other applications of applied intelligent systems - Volume Part III
A dynamically reconfigurable communication architecture for multicore embedded systems

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Run-time partial reconfiguration of programmable hardware devices can be applied to enhance many applications in high-end embedded systems, particularly those that employ recent platform FPGAs. The effective use of this approach is often hampered by the complexity added to the system development process and by limited tool support. The paper is concerned with several aspects related to the effective exploitation of run-time partial reconfiguration, with particular emphasis on the generation of partial configurations and the run-time utilisation of the reconfigurable resources. The paper presents an approach inspired by the traditional software development: partial configurations are produced by assembling components from a previously created library, thus enabling the embedded application developer to produce the configuration data required for run-time modifications with less effort than is needed with the conventional design flow. A tool that supports this approach is also described. A second set of issues is addressed by a run-time support library that provides facilities for managing the hardware reconfiguration process and the communication with the reconfigured circuits. The use of run-time partial reconfiguration requires a high level of system support. The paper describes one possible approach, presenting a demonstration system developed to support the present work and characterising its performance. In order to clarify the advantages of the approach to run-time reconfiguration discussed in the paper, two small case studies are described, the first on the use of dedicated datapaths for subword operations and the second on two-dimensional pattern-matching for bilevel images. Timing measurements for both cases are included.