Thermal-aware task scheduling at the system software level

  • Authors:
  • Jeonghwan Choi;Chen-Yong Cher;Hubertus Franke;Henrdrik Hamann;Alan Weger;Pradip Bose

  • Affiliations:
  • IBM T.J. Watson Research center, Yortown Heights, NY;IBM T.J. Watson Research center, Yortown Heights, NY;IBM T.J. Watson Research center, Yortown Heights, NY;IBM T.J. Watson Research center, Yortown Heights, NY;IBM T.J. Watson Research center, Yortown Heights, NY;IBM T.J. Watson Research center, Yortown Heights, NY

  • Venue:
  • ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
  • Year:
  • 2007

Quantified Score

Hi-index 0.00

Visualization

Abstract

Power-related issues have become important considerations in current generation microprocessor design. One of these issues is that of elevated on-chip temperatures. This has an adverse effect on cooling cost and, if not addressed suitably, on chip reliability. In this paper we investigate the general trade-offs between temporal and spatial hot spot mitigation schemes and thermal time constants, workload variations and microprocessor power distributions. By leveraging spatial and temporal heat slacks, our schemes enable lowering of on-chip unit temperatures by changing the workload in a timely manner with Operating System(OS) and existing hardware support.