Fundamentals of parallel logic simulation

  • Authors:
  • Robert J. Smith, II

  • Affiliations:
  • Microelectronics and Computer Technology Corporation, 9430 Research Blvd., Austin, Texas

  • Venue:
  • DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
  • Year:
  • 1986

Quantified Score

Hi-index 0.00

Visualization

Abstract

Parallel processing is being recognized as a practical way to achieve very high performance in logic simulation of large designs. This tutorial summarizes many of the basic methods employed, and estimates attainable throughput. Next, data structuring and processing factors are explored as they impact parallel simulation. Experience indicates that support processing necessary before and after simulation kernel execution can be accelerated using parallel methods. We conclude by suggesting pitfalls to avoid, and discuss future development directions for parallel logic simulation.