Point to Point GALS Interconnect

Authors:
Robert Mullins;George Taylor;Peter Robinson;Simon Moore
Affiliations:
-;-;-;-
Venue:
ASYNC '02 Proceedings of the 8th International Symposium on Asynchronus Circuits and Systems
Year:
2002

Citing 0
Cited 25

Chain: A Delay-Insensitive Chip Area Interconnect

IEEE Micro
Robust interfaces for mixed-timing systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Scan Test Strategy for Asynchronous-Synchronous Interfaces

Journal of Electronic Testing: Theory and Applications
A novel clock generation scheme for globally asynchronous locally synchronous systems: an FPGA-validated approach

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
Efficient performance analysis of asynchronous systems based on periodicity

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
GALS networks on chip: a new solution for asynchronous delay-insensitive links

Proceedings of the conference on Design, automation and test in Europe: Designers' forum
Asynchronous arbiter for micro-threaded chip multiprocessors

Journal of Systems Architecture: the EUROMICRO Journal
Two efficient synchronous ↔ asynchronous converters well-suited for networks-on-chip in GALS architectures

Integration, the VLSI Journal
Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
Serialized asynchronous links for NoC

Proceedings of the conference on Design, automation and test in Europe
Relieving physical issues in new NoC-based SoCs

Proceedings of the 2nd international conference on Nano-Networks
QNoC asynchronous router

Integration, the VLSI Journal
Fast Universal Synchronizers

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
From synchronous to GALS: A new architecture for FPGAs

Microelectronics Journal
GALS Test Chip on 130nm Process

Electronic Notes in Theoretical Computer Science (ENTCS)
Analysis and optimization of pausible clocking based GALS design

ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design
CSP transactors for asynchronous transaction level modeling and IP reuse

ICCSA'07 Proceedings of the 2007 international conference on Computational science and its applications - Volume Part III
All digital skew tolerant synchronous interfacing methods for high-performance point-to-point communications in deep sub-micron SoCs

Integration, the VLSI Journal
High rate data synchronization in GALS socs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Power reduction of asynchronous logic circuits using activity detection

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
GALDS: a complete framework for designing multiclock ASICs and socs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
An Asynchronous Design for Testability and Implementation in Thin-film Transistor Technology

Journal of Electronic Testing: Theory and Applications
Scalable and partitionable asynchronous arbiter for micro-threaded chip multiprocessors

ARCS'06 Proceedings of the 19th international conference on Architecture of Computing Systems
Enhanced GALS techniques for datapath applications

PATMOS'05 Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Two efficient synchronous ↔ asynchronous converters well-suited for network on chip in GALS architectures

PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

In a circuit environment that is becoming increasingly sensitive to dynamic power dissipation and noise, and where cycle time available for control decisions continues to decrease, locality principles are becoming paramount in controlling advancement ...