Workload Distribution in Fault Simulation
Journal of Electronic Testing: Theory and Applications
ICS '97 Proceedings of the 11th international conference on Supercomputing
Asynchronous parallel algorithms for test set partitioned fault simulation
Proceedings of the eleventh workshop on Parallel and distributed simulation
A parallel algorithm for zero skew clock tree routing
ISPD '98 Proceedings of the 1998 international symposium on Physical design
Parallel algorithms for power estimation
DAC '98 Proceedings of the 35th annual Design Automation Conference
Distributed Test Pattern Generation for Stuck-At Faults in Sequential Circuits
Journal of Electronic Testing: Theory and Applications
SEAMS: simulation environment for VHDL-AMS
Proceedings of the 30th conference on Winter simulation
Parallel Algorithms for Force Directed Scheduling of Flattened and Hierarchical Signal Flow Graphs
IEEE Transactions on Computers
A Mixed Heuristic for Circuit Partitioning
Computational Optimization and Applications
Hardware-assisted simulated annealing with application for fast FPGA placement
FPGA '03 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays
Parallel Global Routing Algorithms for Standard Cells
IPPS '97 Proceedings of the 11th International Symposium on Parallel Processing
The Speedup Performance of an Associative Memory Based Logic Simulator
PaCT '999 Proceedings of the 5th International Conference on Parallel Computing Technologies
PALACE: A Parallel and Hierarchical Layout Analyzer and Circuit Extractor
EDTC '96 Proceedings of the 1996 European conference on Design and Test
DVS: An Object-Oriented Framework for Distributed Verilog Simulation
Proceedings of the seventeenth workshop on Parallel and distributed simulation
Simulated Annealing Based Parallel State Assignment of Finite State Machines
VLSID '97 Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications
Parallel Genetic Algorithms for Simulation-Based Sequential Circuit Test Generation
VLSID '97 Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications
Overcoming the Serial Logic Simulation Bottleneck in Parallel Fault Simulation
VLSID '97 Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications
Genetic Algorithm based Approach for Low Power Combinational Circuit Testing
VLSID '03 Proceedings of the 16th International Conference on VLSI Design
SPITFIRE: scalable parallel algorithms for test set partitioned fault simulation
VTS '97 Proceedings of the 15th IEEE VLSI Test Symposium
Fine-Grained Parallel VLSI Synthesis for Commercial CAD on a Network of Workstations
ICPP '00 Proceedings of the Proceedings of the 2000 International Conference on Parallel Processing
An Application of Parallel Discrete Event Simulation Algorithms to Mixed Domain System Simulation
Proceedings of the conference on Design, automation and test in Europe - Volume 2
A Parallel Multilevel Metaheuristic for Graph Partitioning
Journal of Heuristics
Parallel verilog simulation: architecture and circuit partition
Proceedings of the 2004 Asia and South Pacific Design Automation Conference
FPGA Design Automation: A Survey
Foundations and Trends in Electronic Design Automation
Towards acceleration of fault simulation using graphics processing units
Proceedings of the 45th annual Design Automation Conference
The PARSEC benchmark suite: characterization and architectural implications
Proceedings of the 17th international conference on Parallel architectures and compilation techniques
Multilevel heuristic algorithm for graph partitioning
EvoWorkshops'03 Proceedings of the 2003 international conference on Applications of evolutionary computing
Fault Table Computation on GPUs
Journal of Electronic Testing: Theory and Applications
On the scalability and dynamic load-balancing of optimistic gate level simulation
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
On the scalability and dynamic load balancing of parallel Verilog simulations
Winter Simulation Conference
Parallelization of the channel width search for FPGA routing
ACM SIGARCH Computer Architecture News
A parallel tabu search algorithm for optimizing multiobjective VLSI placement
ICCSA'05 Proceedings of the 2005 international conference on Computational Science and Its Applications - Volume Part IV
| Hi-index | 0.00 |