Timing driven placement using physical net constraints

Authors:
Bill Halpin;C. Y. Roger Chen;Naresh Sehgal
Affiliations:
Design Technology, Intel, 2200 Mission College, Santa Clara, CA;Syracuse University, Department of EE&CS, Syracuse, NY;EPD, Intel, 2200 Mission College, Santa Clara, CA
Venue:
Proceedings of the 38th annual Design Automation Conference
Year:
2001

Citing 8
Cited 25

An analytic net weighting approach for performance optimization in circuit placement

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Timing driven placement for large standard cell circuits

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Generic global placement and floorplanning

DAC '98 Proceedings of the 35th annual Design Automation Conference
Getting to the bottom of deep submicron

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
A sensitivity based placer for standard cells

GLSVLSI '00 Proceedings of the 10th Great Lakes symposium on VLSI
Timing-driven placement based on partitioning with dynamic cut-net control

Proceedings of the 37th Annual Design Automation Conference
Mongrel: hybrid techniques for standard cell placement

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Efficient and effective placement for very large circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Min-max placement for large-scale timing optimization

Proceedings of the 2002 international symposium on Physical design
Wire length prediction in constraint driven placement

Proceedings of the 2003 international workshop on System-level interconnect prediction
Timing driven force directed placement with physical net constraints

Proceedings of the 2003 international symposium on Physical design
Benchmarking for large-scale placement and beyond

Proceedings of the 2003 international symposium on Physical design
Timing-driven placement using design hierarchy guided constraint generation

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Force directed mongrel with physical net constraints

Proceedings of the 40th annual Design Automation Conference
Boosting: Min-Cut Placement with Improved Signal Delay

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Profile-guided microarchitectural floorplanning for deep submicron processor design

Proceedings of the 41st annual Design Automation Conference
Quadratic placement using an improved timing model

Proceedings of the 41st annual Design Automation Conference
Incremental Placement for Timing Optimization

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Large-Scale Circuit Placement: Gap and Promise

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Individual wire-length prediction with application to timing-driven placement

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Early research experience with OpenAccess gear: an open source development environment for physical design

Proceedings of the 2005 international symposium on Physical design
Large-scale circuit placement

ACM Transactions on Design Automation of Electronic Systems (TODAES)
How accurately can we model timing in a placement engine?

Proceedings of the 42nd annual Design Automation Conference
An analytic placer for mixed-size placement and timing-driven placement

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Timing-driven placement based on monotone cell ordering constraints

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
A new LP based incremental timing driven placement for high performance designs

Proceedings of the 43rd annual Design Automation Conference
FastRoute: a step to integrate global routing into placement

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Total power optimization combining placement, sizing and multi-Vt through slack distribution management

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Path smoothing via discrete optimization

Proceedings of the 45th annual Design Automation Conference
Pyramids: an efficient computational geometry-based approach for timing-driven placement

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
ITOP: integrating timing optimization within placement

Proceedings of the 19th international symposium on Physical design
Progress and challenges in VLSI placement research

Proceedings of the International Conference on Computer-Aided Design
Placement: hot or not?

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a new timing driven placement algorithm that explicitly meets physical net lengths constraints. It is the first recursive bi-section placement (RBP) algorithm that meets precise half perimeter bounding box constraints on critical nets. At each level of the recursive bi-section, we use linear programming to ensure that all net constraints are met. Our method can easily be incorporated with existing RBP methods. We use the net constraint based placer to improve timing results by setting and meeting constraints on timing critical nets. We report significantly better timing results on each of the MCNC benchmarks and achieve an average optimization exploitation of 69% versus previously reported 53%.