Microarchitectural floorplanning under performance and thermal tradeoff

Authors:
Michael Healy;Mario Vittes;Mongkol Ekpanyapong;Chinnakrishnan Ballapuram;Sung Kyu Lim;Hsien-Hsin S. Lee;Gabriel H. Loh
Affiliations:
Georgia Institute of Technology;Georgia Institute of Technology;Georgia Institute of Technology;Georgia Institute of Technology;Georgia Institute of Technology;Georgia Institute of Technology;Georgia Institute of Technology
Venue:
Proceedings of the conference on Design, automation and test in Europe: Proceedings
Year:
2006

Citing 18
Cited 6

Rectangle-packing-based module placement

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Wattch: a framework for architectural-level power analysis and optimizations

Proceedings of the 27th annual international symposium on Computer architecture
Clock rate versus IPC: the end of the road for conventional microarchitectures

Proceedings of the 27th annual international symposium on Computer architecture
A framework for dynamic energy efficiency and temperature management

Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture
Cache decay: exploiting generational behavior to reduce cache leakage power

ISCA '01 Proceedings of the 28th annual international symposium on Computer architecture
Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
Microarchitecture evaluation with physical planning

Proceedings of the 40th annual Design Automation Conference
Temperature-aware microarchitecture

Proceedings of the 30th annual international symposium on Computer architecture
Microarchitecture level power and thermal simulation considering temperature dependent leakage model

Proceedings of the 2003 international symposium on Low power electronics and design
Dynamic Thermal Management for High-Performance Microprocessors

HPCA '01 Proceedings of the 7th International Symposium on High-Performance Computer Architecture
Floorplanning for throughput

Proceedings of the 2004 international symposium on Physical design
System level leakage reduction considering the interdependence of temperature and leakage

Proceedings of the 41st annual Design Automation Conference
Profile-guided microarchitectural floorplanning for deep submicron processor design

Proceedings of the 41st annual Design Automation Conference
Floorplanning optimization with trajectory piecewise-linear model for pipelined interconnects

Proceedings of the 41st annual Design Automation Conference
Thermal-Aware Floorplanning Using Genetic Algorithms

ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Microarchitecture-aware floorplanning using a statistical design of experiments approach

Proceedings of the 42nd annual Design Automation Conference
A thermal-driven floorplanning algorithm for 3D ICs

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
A clock power model to evaluate impact of architectural and technology optimizations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
Statistical power profile correlation for realistic thermal estimation

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
GOP-level dynamic thermal management in MPEG-2 decoding

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Topology/floorplan/pipeline co-design of cascaded crossbar bus

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Floorplanning for low power IC design considering temperature variations

Microelectronics Journal
TABS: temperature-aware layout-driven behavioral synthesis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present the first multi-objective microarchitectural floorplanning algorithm for designing high-performance, high-reliability processors in the early design phase. Our floorplanner takes a microarchitectural netlist and determines the placement of the functional modules while simultaneously optimizing for performance and thermal reliability. The traditional design objectives such as area and wirelength are also considered. Our multi-objective hybrid floorplanning approach combining Linear Programming and Simulated Annealing is shown to be fast and effective in obtaining high-quality solutions. We evaluate the trade-off of performance, temperature, area, and wirelength and provide comprehensive experimental results.