The coming of age of physical synthesis

Authors:
Charles J. Alpert;Chris Chu;Paul G. Villarrubia
Affiliations:
IBM Research, Austin, TX;Iowa State University, Ames, IA;IBM Corp., Austin, TX
Venue:
Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Year:
2007

Citing 15
Cited 17

Optimal wiresizing under the distributed Elmore delay model

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Generic global placement and floorplanning

DAC '98 Proceedings of the 35th annual Design Automation Conference
Logical effort: designing fast CMOS circuits

Logical effort: designing fast CMOS circuits
Can recursive bisection alone produce routable placements?

Proceedings of the 37th Annual Design Automation Conference
Shaping a VLSI Wire to Minimize Elmore Delay

EDTC '97 Proceedings of the 1997 European conference on Design and Test
FastPlace: efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model

Proceedings of the 2004 international symposium on Physical design
Placement driven synthesis case studies on two sets of two chips: hierarchical and flat

Proceedings of the 2004 international symposium on Physical design
The ISPD2005 placement contest and benchmark suite

Proceedings of the 2005 international symposium on Physical design
Diffusion-based placement migration

Proceedings of the 42nd annual Design Automation Conference
ISPD 2006 Placement Contest: Benchmark Suite and Results

Proceedings of the 2006 international symposium on Physical design
IPR: an integrated placement and routing algorithm

Proceedings of the 44th annual Design Automation Conference
FastRoute 2.0: A High-quality and Efficient Global Router

ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference
An Integrated Environment for Technology Closure of Deep-Submicron IC Designs

IEEE Design & Test
Interconnect synthesis without wire tapering

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

The nuts and bolts of physical synthesis

Proceedings of the 2007 international workshop on System level interconnect prediction
RUMBLE: an incremental, timing-driven, physical-synthesis optimization algorithm

Proceedings of the 2008 international symposium on Physical design
The coming of age of (academic) global routing

Proceedings of the 2008 international symposium on Physical design
DeltaSyn: an efficient logic difference optimizer for ECO synthesis

Proceedings of the 2009 International Conference on Computer-Aided Design
Global routing revisited

Proceedings of the 2009 International Conference on Computer-Aided Design
Logical and physical restructuring of fan-in trees

Proceedings of the 19th international symposium on Physical design
Impact of local interconnects on timing and power in a high performance microprocessor

Proceedings of the 19th international symposium on Physical design
Quantum physical synthesis: Improving physical design by netlist modifications

Microelectronics Journal
Wire synthesizable global routing for timing closure

Proceedings of the 16th Asia and South Pacific Design Automation Conference
An enhanced global router with consideration of general layer directives

Proceedings of the 2011 international symposium on Physical design
Auxiliary qubit selection: a physical synthesis technique for quantum circuits

Quantum Information Processing
GLADE: a modern global router considering layer directives

Proceedings of the International Conference on Computer-Aided Design
SPIRE: a retiming-based physical-synthesis transformation system

Proceedings of the International Conference on Computer-Aided Design
Delay-driven layer assignment in global routing under multi-tier interconnect structure

Proceedings of the 2013 ACM international symposium on International symposium on physical design
Effort, resources, and abstraction vs performance in high-level synthesis: finding new answers to an old question

ACM SIGARCH Computer Architecture News - ACM SIGARCH Computer Architecture News/HEART '12
Place and route for massively parallel hardware-accelerated functional verification

Proceedings of the International Conference on Computer-Aided Design
Quantum circuit physical design methodology with emphasis on physical synthesis

Quantum Information Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Physical synthesis, the integration of logic synthesis with physical design information, was born in the mid to late 1990s, which means it is about to enter its teenage years. Today, physical synthesis tools are a major part of the EDA industry, accounting for hundreds of millions of dollars in revenue. This work looks at how technology and design trends have affected physical synthesis over the last decade and also how physical synthesis will continue to evolve on its way to adulthood.