MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research

Authors:
A J KleinOsowski;David J. Lilja
Affiliations:
-;-
Venue:
IEEE Computer Architecture Letters
Year:
2002

Citing 0
Cited 106

Designing Computer Architecture Research Workloads

Computer
Vacuum packing: extracting hardware-detected program phases for post-link optimization

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
A Statistically Rigorous Approach for Improving Simulation Methodology

HPCA '03 Proceedings of the 9th International Symposium on High-Performance Computer Architecture
MisSPECulation: partial and misleading use of SPEC CPU2000 in computer architecture conferences

Proceedings of the 30th annual international symposium on Computer architecture
Improving dynamic cluster assignment for clustered trace cache processors

Proceedings of the 30th annual international symposium on Computer architecture
Beating in-order stalls with "flea-flicker" two-pass pipelining

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
EXPERT: expedited simulation exploiting program behavior repetition

Proceedings of the 18th annual international conference on Supercomputing
Memory Ordering: A Value-Based Approach

Proceedings of the 31st annual international symposium on Computer architecture
Control Flow Modeling in Statistical Simulation for Accurate and Efficient Processor Design Studies

Proceedings of the 31st annual international symposium on Computer architecture
Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams

Proceedings of the 31st annual international symposium on Computer architecture
A General Compiler Framework for Speculative Multithreaded Processors

IEEE Transactions on Parallel and Distributed Systems
Compiler orchestrated prefetching via speculation and predication

ASPLOS XI Proceedings of the 11th international conference on Architectural support for programming languages and operating systems
Compiler Estimation of Load Imbalance Overhead in Speculative Parallelization

Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques
The Fuzzy Correlation between Code and Performance Predictability

Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture
Whole Execution Traces

Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture
The Impact of Incorrectly Speculated Memory Operations in a Multithreaded Architecture

IEEE Transactions on Parallel and Distributed Systems
A Programmable Hardware Path Profiler

Proceedings of the international symposium on Code generation and optimization
Power-Performance Simulation and Design Strategies for Single-Chip Heterogeneous Multiprocessors

IEEE Transactions on Computers
Transition aware scheduling: increasing continuous idle-periods in resource units

Proceedings of the 2nd conference on Computing frontiers
Exploiting temporal locality in drowsy cache policies

Proceedings of the 2nd conference on Computing frontiers
Microarchitecture-aware floorplanning using a statistical design of experiments approach

Proceedings of the 42nd annual Design Automation Conference
Techniques for Efficient Processing in Runahead Execution Engines

Proceedings of the 32nd annual international symposium on Computer Architecture
Fast branch misprediction recovery in out-of-order superscalar processors

Proceedings of the 19th annual international conference on Supercomputing
Low-power, low-complexity instruction issue using compiler assistance

Proceedings of the 19th annual international conference on Supercomputing
Whole execution traces and their applications

ACM Transactions on Architecture and Code Optimization (TACO)
Improving Computer Architecture Simulation Methodology by Adding Statistical Rigor

IEEE Transactions on Computers
Address-Value Delta (AVD) Prediction: Increasing the Effectiveness of Runahead Execution by Exploiting Regular Memory Allocation Patterns

Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture
Cherry-MP: Correctly Integrating Checkpointed Early Resource Recycling in Chip Multiprocessors

Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture
Wish Branches: Combining Conditional Branching and Predication for Adaptive Predicated Execution

Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture
Simulation of Computer Architectures: Simulators, Benchmarks, Methodologies, and Recommendations

IEEE Transactions on Computers
2D-Profiling: Detecting Input-Dependent Branches with a Single Input Data Set

Proceedings of the International Symposium on Code Generation and Optimization
Constructing Virtual Architectures on a Tiled Processor

Proceedings of the International Symposium on Code Generation and Optimization
Cooperative Caching for Chip Multiprocessors

Proceedings of the 33rd annual international symposium on Computer Architecture
Measuring Benchmark Similarity Using Inherent Program Characteristics

IEEE Transactions on Computers
Using the first-level caches as filters to reduce the pollution caused by speculative memory references

International Journal of Parallel Programming
A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy

Proceedings of the 43rd annual Design Automation Conference
Efficiently exploring architectural design spaces via predictive modeling

Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
The application kernel approach—a novel approach for adding SMP support to uniprocessor operating systems

Software—Practice & Experience
Accurate memory data flow modeling in statistical simulation

Proceedings of the 20th annual international conference on Supercomputing
Address-Value Delta (AVD) Prediction: A Hardware Technique for Efficiently Parallelizing Dependent Cache Misses

IEEE Transactions on Computers
Diverge-Merge Processor (DMP): Dynamic Predicated Execution of Complex Control-Flow Graphs Based on Frequently Executed Paths

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
A Predictive Performance Model for Superscalar Processors

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
Dynamic Standby Prediction for Leakage Tolerant Microprocessor Functional Units

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
Hardware support for software controlled multithreading

ACM SIGARCH Computer Architecture News
Core fusion: accommodating software diversity in chip multiprocessors

Proceedings of the 34th annual international symposium on Computer architecture
A compiler cost model for speculative parallelization

ACM Transactions on Architecture and Code Optimization (TACO)
Compiler-Managed Software-based Redundant Multi-Threading for Transient Fault Detection

Proceedings of the International Symposium on Code Generation and Optimization
Profile-assisted Compiler Support for Dynamic Predication in Diverge-Merge Processors

Proceedings of the International Symposium on Code Generation and Optimization
Implementation and Evaluation of a Dynamically Routed Processor Operand Network

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
A proposal to introduce power and energy notions in computer architecture laboratories

WCAE '07 Proceedings of the 2007 workshop on Computer architecture education
Enlarging Instruction Streams

IEEE Transactions on Computers
Speed versus Accuracy Trade-Offs in Microarchitectural Simulations

IEEE Transactions on Computers
On-Chip Interconnection Networks of the TRIPS Chip

IEEE Micro
Efficient architectural design space exploration via predictive modeling

ACM Transactions on Architecture and Code Optimization (TACO)
Memory Data Flow Modeling in Statistical Simulation for the Efficient Exploration of Microprocessor Design Spaces

IEEE Transactions on Computers
Evaluating the performance of single and multiple core processors with PCMARK®05 and benchmark analysis

ACM SIGMETRICS Performance Evaluation Review
Improving single-thread performance with fine-grain state maintenance

Proceedings of the 5th conference on Computing frontiers
Instruction Reuse in SPEC, media and packet processing benchmarks: A comparative study of power, performance and related microarchitectural optimizations

Journal of Embedded Computing - Embeded Processors and Systems: Architectural Issues and Solutions for Emerging Applications
Destructive-read in embedded DRAM, impact on power consumption

Journal of Embedded Computing - Issues in embedded single-chip multicore architectures
Partial resolution for redundant operation table

Microprocessors & Microsystems
Achieving Out-of-Order Performance with Almost In-Order Complexity

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Predictive design space exploration using genetically programmed response surfaces

Proceedings of the 45th annual Design Automation Conference
Improve simulation efficiency using statistical benchmark subsetting: an ImplantBench case study

Proceedings of the 45th annual Design Automation Conference
On the effectiveness of phase based regression models to trade power and performance using dynamic processor adaptation

Journal of Systems Architecture: the EUROMICRO Journal
A comparative study between static and dynamic sleep signal generation techniques for leakage tolerant designs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The impact of speculative execution on SMT processors

International Journal of Parallel Programming
Dynamic parallelization of single-threaded binary programs using speculative slicing

Proceedings of the 23rd international conference on Supercomputing
Workload Reduction for Multi-input Feedback-Directed Optimization

Proceedings of the 7th annual IEEE/ACM International Symposium on Code Generation and Optimization
Program locality analysis using reuse distance

ACM Transactions on Programming Languages and Systems (TOPLAS)
Multi-execution: multicore caching for data-similar executions

Proceedings of the 36th annual international symposium on Computer architecture
Logic synthesis for reducing leakage power consumption under workload uncertainty

ICC'08 Proceedings of the 12th WSEAS international conference on Circuits
The Impact of Resource Sharing Control on the Design of Multicore Processors

ICA3PP '09 Proceedings of the 9th International Conference on Algorithms and Architectures for Parallel Processing
The Design and Evaluation of a Selective Way Based Trace Cache

APPT '09 Proceedings of the 8th International Symposium on Advanced Parallel Processing Technologies
Characterizing asynchronous variable latencies through probability distribution functions

Microprocessors & Microsystems
An Architecture Independent Approach to Emulating Computation Intensive Workload for Early Integration Testing of Enterprise DRE Systems

OTM '09 Proceedings of the Confederated International Conferences, CoopIS, DOA, IS, and ODBASE 2009 on On the Move to Meaningful Internet Systems: Part I
MiDataSets: creating the conditions for a more realistic evaluation of Iterative optimization

HiPEAC'07 Proceedings of the 2nd international conference on High performance embedded architectures and compilers
Studying compiler optimizations on superscalar processors through interval analysis

HiPEAC'08 Proceedings of the 3rd international conference on High performance embedded architectures and compilers
Using dynamic binary instrumentation to generate multi-platform SimPoints: methodology and accuracy

HiPEAC'08 Proceedings of the 3rd international conference on High performance embedded architectures and compilers
Adaptive simulation sampling using an autoregressive framework

SAMOS'09 Proceedings of the 9th international conference on Systems, architectures, modeling and simulation
Scaling of the PARSEC benchmark inputs

Proceedings of the 19th international conference on Parallel architectures and compilation techniques
Multiplexed redundant execution: a technique for efficient fault tolerance in chip multiprocessors

Proceedings of the Conference on Design, Automation and Test in Europe
Estimating and exploiting potential parallelism by source-level dependence profiling

EuroPar'10 Proceedings of the 16th international Euro-Par conference on Parallel processing: Part I
SubsetTrio: An evolutionary, geometric, and statistical benchmark subsetting framework

ACM Transactions on Modeling and Computer Simulation (TOMACS)
A statistical performance model of the opteron processor

ACM SIGMETRICS Performance Evaluation Review - Special issue on the 1st international workshop on performance modeling, benchmarking and simulation of high performance computing systems (PMBS 10)
Simulating a LAGS processor to consider variable latency on L1 D-Cache

Proceedings of the 2010 Summer Computer Simulation Conference
Pruning hardware evaluation space via correlation-driven application similarity analysis

Proceedings of the 8th ACM International Conference on Computing Frontiers
Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems

Proceedings of the 48th Design Automation Conference
Low-Cost microarchitectural techniques for enhancing the prediction of return addresses on high-performance trace cache processors

ISCIS'06 Proceedings of the 21st international conference on Computer and Information Sciences
Functional unit chaining: a runtime adaptive architecture for reducing bypass delays

ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture
A case for dual-mapping one-way caches

ARCS'06 Proceedings of the 19th international conference on Architecture of Computing Systems
Cache write-back schemes for embedded destructive-read DRAM

ARCS'06 Proceedings of the 19th international conference on Architecture of Computing Systems
Reducing TPC-H benchmarking time

PCI'05 Proceedings of the 10th Panhellenic conference on Advances in Informatics
A resistive TCAM accelerator for data-intensive computing

Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture
“Look it up" or "do the math": an energy, area, and timing analysis of instruction reuse and memoization

PACS'03 Proceedings of the Third international conference on Power - Aware Computer Systems
Path-Based reuse distance analysis

CC'06 Proceedings of the 15th international conference on Compiler Construction
A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC

Proceedings of the 49th Annual Design Automation Conference
Dynamic method to evaluate code optimization effectiveness

Proceedings of the 15th International Workshop on Software and Compilers for Embedded Systems
Extracting the optimal sampling frequency of applications using spectral analysis

Concurrency and Computation: Practice & Experience
Introducing hierarchy-awareness in replacement and bypass algorithms for last-level caches

Proceedings of the 21st international conference on Parallel architectures and compilation techniques
Accurately modeling superscalar processor performance with reduced trace

Journal of Parallel and Distributed Computing
Quantitative evaluation of soft error injection techniques for robust system design

Proceedings of the 50th Annual Design Automation Conference
Employing circadian rhythms to enhance power and reliability

ACM Transactions on Design Automation of Electronic Systems (TODAES)
CrashTest'ing SWAT: accurate, gate-level evaluation of symptom-based resiliency solutions

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Selecting representative benchmark inputs for exploring microprocessor design spaces

ACM Transactions on Architecture and Code Optimization (TACO)
Hardware acceleration for programs in SSA form

Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems
Mesoscale performance simulation of multicore processor systems

Software and Systems Modeling (SoSyM)

Quantified Score

Hi-index	0.02

Visualization

Abstract

Computer architects must determine how tomost effectively use finite computational resources whenrunning simulations to evaluate new architectural ideas.To facilitate efficient simulations with a range of benchmarkprograms, rn have developed the MinneSPEC inputset for the SPEC CPU 2000 benchmark suite. Thisnew workload allows computer architects to obtain simulationresults in a reasonable time using existing sirnulators.While the MinneSPEC workload is derived from thestandard SPEC CPU 2000 warklcad, it is a valid benchmarksuite in and of itself for simulation-based research.MinneSPEC also may be used to run Iarge numbers ofsimulations to find "sweet spots" in the evaluation parameterspace. This small number of promising designpoints subsequently may be investigated in more detailwith the full SPEC reference workload. In the processof developing the MinneSPEC datasets, we quantify itsdifferences in terms of function-level execution patterns,instruction mixes, and memory behaviors compared tothe SPEC programs when executed with the reference inputs.We find that for some programs, the MinneSPECprofiles match the SPEC reference dataset program behaviorvery closely. For other programs, however, theMinneSPEC inputs produce significantly different programbehavior. The MinneSPEC workload has been recognizedby SPEC and is distributed with Version 1.2 andhigher of the SPEC CPU 2000 benchmark suite.