Analytical delay models for VLSI interconnects under ramp input

Authors:
Andrew B. Kahng;Kei Masuko;Sudhakar Muddu
Affiliations:
UCLA Computer Science Department, Los Angeles, CA, Cadence Design Systems, Inc., San Jose CA, Silicon Graphics, Inc., Mountain View, CA;UCLA Computer Science Department, Los Angeles, CA, Cadence Design Systems, Inc., San Jose CA, Silicon Graphics, Inc., Mountain View, CA;UCLA Computer Science Department, Los Angeles, CA, Cadence Design Systems, Inc., San Jose CA, Silicon Graphics, Inc., Mountain View, CA
Venue:
Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Year:
1997

Citing 8
Cited 18

Signal degradation through module pins in VLSI packaging

IBM Journal of Research and Development
AWESpice: a general tool for the accurate and efficient simulation of interconnect problems

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Waveform moment methods for improved interconnection analysis

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
RICE: Rapid interconnect circuit evaluator

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Fast approximation of the transient response of Lossy Transmision Line Trees

DAC '93 Proceedings of the 30th international Design Automation Conference
A simplified synthesis of transmission lines with a tree structure

Analog Integrated Circuits and Signal Processing - Special issue on high-speed interconnects
Exact moment matching model of transmission lines and application to interconnect delay estimation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The Elmore delay as bound for RC trees with generalized input signals

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference

Timing metrics for physical design of deep submicron technologies

ISPD '98 Proceedings of the 1998 international symposium on Physical design
New efficient algorithms for computing effective capacitance

ISPD '98 Proceedings of the 1998 international symposium on Physical design
PRIMO: probability interpretation of moments for delay calculation

DAC '98 Proceedings of the 35th annual Design Automation Conference
h-gamma: an RC delay metric based on a gamma distribution approximation of the homogeneous response

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Shaping a VLSI wire to minimize delay using transmission line model

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Wire-sizing for delay minimization and ringing control using transmission line model

DATE '00 Proceedings of the conference on Design, automation and test in Europe
A decoupling method for analysis of coupled RLC interconnects

Proceedings of the 12th ACM Great Lakes symposium on VLSI
Simple metrics for slew rate of RC circuits based on two circuit moments

Proceedings of the 40th annual Design Automation Conference
Delay Models for MCM Interconnects when Response is Non-Monotone

MCMC '97 Proceedings of the 1997 Conference on IEEE Multi-Chip Module Conference
An Interconnect Insensitive Linear Time-Varying Driver Model for Static Timing Analysis

ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Analysis of Pulse Signaling for Low-Power On-Chip Global Bus Design

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Efficient Signal Integrity Verification Method of Multi-Coupled RLC Interconnect Lines with Asynchronous Circuit Switching

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
An analysis of timing violations due to spatially distributed thermal effects in global wires

Proceedings of the 44th annual Design Automation Conference
On optimal ordering of signals in parallel wire bundles

Integration, the VLSI Journal
Timing-aware power-optimal ordering of signals

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Power-delay optimization in VLSI microprocessors by wire spacing

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Slope interconnect effort: gate-interconnect interdependent delay modeling for early CMOS circuit simulation

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Cell-based interconnect migration by hierarchical optimization

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Elmore delay has been widely used as an analytical estimate of interconnect delays in the performance-driven synthesis and layout of VLSI routing topologies. However, for typical RLC interconnections with ramp input, Elmore delay can deviate by up to 100% or more from SPICE-computed delay since it is independent of rise time of the input ramp signal. We develop new analytical delay models based on the first and second moments of the interconnect transfer function when the input is a ramp signal with finite rise time. Delay estimates using our first moment based analytical models are within 4% of SPICE-computed delay, and models based on both first and second moments are within 2.3% of SPICE, across a wide range of interconnect parameter values. Evaluation of our analytical models is several orders of magnitude faster than simulation using SPICE. We also describe extensions of our approach for estimation of source-sink delays in arbitrary interconnect trees.