Redundant-via enhanced maze routing for yield improvement

Authors:
Gang Xu;Li-Da Huang;David Z. Pan;Martin D. F. Wong
Affiliations:
University of Texas at Austin, Austin, TX;Texas Instruments, Austin, TX;University of Texas at Austin, Austin, TX;University of Illinois at Urbana Champaign, Urbana, IL
Venue:
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Year:
2005

Citing 6
Cited 23

Algorithms for VLSI Physcial Design Automation

Algorithms for VLSI Physcial Design Automation
Advanced routing in changing technology landscape

Proceedings of the 2003 international symposium on Physical design
Crosstalk-Constrained Maze Routing Based on Lagrangian Relaxation

ICCD '97 Proceedings of the 1997 International Conference on Computer Design (ICCD '97)
Optical proximity correction (OPC): friendly maze routing

Proceedings of the 41st annual Design Automation Conference
Guest Editors' Introduction: Design for Yield and Reliability

IEEE Design & Test
Physical CAD changes to incorporate design for lithography and manufacturability

Proceedings of the 2004 Asia and South Pacific Design Automation Conference

Post-routing redundant via insertion for yield/reliability improvement

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Yield-preferred via insertion based on novel geotopological technology

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Yield Improvement by Local Wiring Redundancy

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
BoxRouter: a new global router based on box expansion and progressive ILP

Proceedings of the 43rd annual Design Automation Conference
Novel full-chip gridless routing considering double-via insertion

Proceedings of the 43rd annual Design Automation Conference
Post-routing redundant via insertion and line end extension with via density consideration

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Double-via-driven standard cell library design

Proceedings of the conference on Design, automation and test in Europe
A new twisted differential line structure in global bus design

Proceedings of the 44th annual Design Automation Conference
BoxRouter 2.0: architecture and implementation of a hybrid and robust global router

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Optimal post-routing redundant via insertion

Proceedings of the 2008 international symposium on Physical design
Synergistic physical synthesis for manufacturability and variability in 45nm designs and beyond

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Efficient and optimal post-layout double-cut via insertion by network relaxation and min-cost maximum flow

Proceedings of the 18th ACM Great Lakes symposium on VLSI
A yield-driven gridless router

Journal of Computer Science and Technology
ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction

Proceedings of the 45th annual Design Automation Conference
Post-routing redundant via insertion with wire spreading capability

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Redundant via insertion with wire bending

Proceedings of the 2009 international symposium on Physical design
Redundant wire insertion for yield improvement

Proceedings of the 19th ACM Great Lakes symposium on VLSI
Double patterning lithography friendly detailed routing with redundant via consideration

Proceedings of the 46th Annual Design Automation Conference
ELIAD: efficient lithography aware detailed routing algorithm with compact and macro post-OPC printability prediction

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Routing for manufacturability and reliability

IEEE Circuits and Systems Magazine
Enhanced double via insertion using wire bending

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Dead via minimization by simultaneous routing and redundant via insertion

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Design of a practical nanometer-scale redundant via-aware standard cell library for improved redundant via1 insertion rate

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Redundant via insertion is a good solution to reduce the yield loss by via failure. However, the existing methods are all post-layout optimizations that insert redundant via after detailed routing. In this paper, we propose the first routing algorithm that considers feasibility of redundant via insertion in the detailed routing stage. Our routing problem is formulated as maze routing with redundant via constraints. The problem is transformed to a multiple constraint shortest path problem, and solved by Lagrangian relaxation technique. Experimental results show that our algorithm can find routing layout with much higher rate of redundant via than conventional maze routing.