Hardware/software partitioning with integrated hardware design space exploration

  • Authors:
  • V. Srinivasan;S. Radhakrishnan;R. Vemuri

  • Affiliations:
  • Digital Design Environments Laboratory, Department of ECECS, University of Cincinnati, Cincinnati, OH;Digital Design Environments Laboratory, Department of ECECS, University of Cincinnati, Cincinnati, OH;Digital Design Environments Laboratory, Department of ECECS, University of Cincinnati, Cincinnati, OH

  • Venue:
  • Proceedings of the conference on Design, automation and test in Europe
  • Year:
  • 1998

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper presents an integrated approach to hardware software partitioning and hardware design space exploration. We propose a genetic algorithm which performs hardware software partitioning on a task graph while simultaneously contemplating various design alternatives for tasks mapped to hardware. We primarily deal with data dominated designs typically found in digital signal processing and image processing applications. A detailed description of various genetic operators is presented. We provide results to illustrate the effectiveness of our integrated methodology.