Firefly: illuminating future network-on-chip with nanophotonics

Authors:
Yan Pan;Prabhat Kumar;John Kim;Gokhan Memik;Yu Zhang;Alok Choudhary
Affiliations:
Northwestern University, Evanston, IL, USA;Northwestern University, Evanston, IL, USA;KAIST, Daejeon, South Korea;Northwestern University, Evanston, IL, USA;Northwestern University, Evanston, IL, USA;Northwestern University, Evanston, IL, USA
Venue:
Proceedings of the 36th annual international symposium on Computer architecture
Year:
2009

Citing 18
Cited 44

The SPLASH-2 programs: characterization and methodological considerations

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Gemini: An Optical Interconnection Network for Parallel Processing

IEEE Transactions on Parallel and Distributed Systems
Principles and Practices of Interconnection Networks

Principles and Practices of Interconnection Networks
An Optical Interconnection Network and a Modified Snooping Protocol for the Design of Large-Scale Symmetric Multiprocessors (SMPs)

IEEE Transactions on Parallel and Distributed Systems
Predictions of CMOS compatible on-chip optical interconnect

Proceedings of the 2005 international workshop on System level interconnect prediction
Microarchitecture of a High-Radix Router

Proceedings of the 32nd annual international symposium on Computer Architecture
Design tradeoffs for tiled CMP on-chip networks

Proceedings of the 20th annual international conference on Supercomputing
Leveraging Optical Technology in Future Bus-based Chip Multiprocessors

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
The case for low-power photonic networks on chip

Proceedings of the 44th annual Design Automation Conference
Flattened Butterfly Topology for On-Chip Networks

Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture
Technology-Driven, Highly-Scalable Dragonfly Topology

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Corona: System Implications of Emerging Nanophotonic Technology

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
NoC with Near-Ideal Express Virtual Channels Using Global-Line Communication

HOTI '08 Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects
Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics

HOTI '08 Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects
Cost-Efficient Dragonfly Topology for Large-Scale Systems

IEEE Micro
Indirect adaptive routing on large scale interconnection networks

Proceedings of the 36th annual international symposium on Computer architecture
Exploring concentration and channel slicing in on-chip network router

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip

Exploring concentration and channel slicing in on-chip network router

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
Light speed arbitration and flow control for nanophotonic interconnects

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing

Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems
Silicon-photonic network architectures for scalable, power-efficient multi-chip systems

Proceedings of the 37th annual international symposium on Computer architecture
Re-architecting DRAM memory systems with monolithically integrated silicon photonics

Proceedings of the 37th annual international symposium on Computer architecture
Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
A multilayer nanophotonic interconnection network for on-chip many-core communications

Proceedings of the 47th Design Automation Conference
Power-efficient variation-aware photonic on-chip network management

Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
ATAC: a 1000-core cache-coherent processor with on-chip optical network

Proceedings of the 19th international conference on Parallel architectures and compilation techniques
Design of a scalable nanophotonic interconnect for future multicores

Proceedings of the 5th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
On-Chip Network Evaluation Framework

Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis
Circuit-Switched Memory Access in Photonic Interconnection Networks for High-Performance Embedded Computing

Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis
Hierarchical opto-electrical on-chip network for future multiprocessor architectures

Journal of Systems Architecture: the EUROMICRO Journal
OPAL: a multi-layer hybrid photonic NoC for 3D ICs

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Enabling quality-of-service in nanophotonic network-on-chip

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Time-division-multiplexed arbitration in silicon nanophotonic networks-on-chip for high-performance chip multiprocessors

Journal of Parallel and Distributed Computing
Photonic network-on-chip architectures using multilayer deposited silicon materials for high-performance chip multiprocessors

ACM Journal on Emerging Technologies in Computing Systems (JETC)
Iris: A hybrid nanophotonic network design for high-performance and low-power on-chip communication

ACM Journal on Emerging Technologies in Computing Systems (JETC)
A composite and scalable cache coherence protocol for large scale CMPs

Proceedings of the international conference on Supercomputing
F2BFLY: an on-chip free-space optical network with wavelength-switching

Proceedings of the international conference on Supercomputing
All-optical wavelength-routed noc based on a novel hierarchical topology

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
Inferring packet dependencies to improve trace based simulation of on-chip networks

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
Power efficient nanophotonic on-chip network for future large scale multiprocessor architectures

NANOARCH '11 Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures
A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip

ACM Journal on Emerging Technologies in Computing Systems (JETC)
Resilient microring resonator based photonic networks

Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture
FeatherWeight: low-cost optical arbitration with QoS support

Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture
Channel borrowing: an energy-efficient nanophotonic crossbar architecture with light-weight arbitration

Proceedings of the 26th ACM international conference on Supercomputing
Tolerating process variations in nanophotonic on-chip networks

Proceedings of the 39th Annual International Symposium on Computer Architecture
A micro-architectural analysis of switched photonic multi-chip interconnects

Proceedings of the 39th Annual International Symposium on Computer Architecture
Scalable architecture for a contention-free optical network on-chip

Journal of Parallel and Distributed Computing
Reduction methods for adapting optical network on chip topologies to 3D architectures

Microprocessors & Microsystems
Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance

MICRO-45 Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture
PASTIS: a photonic arbitration with scalable token injection scheme

ACM SIGARCH Computer Architecture News - ACM SIGARCH Computer Architecture News/HEART '12
Packet switching optical network-on-chip architectures

Computers and Electrical Engineering
Software-defined massive multicore networking via freespace optical interconnect

Proceedings of the ACM International Conference on Computing Frontiers
Co-tuning of a hybrid electronic-optical network for reducing energy consumption in embedded CMPs

Proceedings of the First International Workshop on Many-core Embedded Systems
System-level modeling and analysis of thermal effects in optical networks-on-chip

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Traffic steering between a low-latency unswitched TL ring and a high-throughput switched on-chip interconnect

PACT '13 Proceedings of the 22nd international conference on Parallel architectures and compilation techniques
Exploiting emerging technologies for nanoscale photonic networks-on-chip

Proceedings of the Sixth International Workshop on Network on Chip Architectures
A hybrid packet-circuit switched router for optical network on chip

Computers and Electrical Engineering
Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects

Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture
A formal study on topology and floorplan characteristics of mesh and torus-based optical networks-on-chip

Microprocessors & Microsystems
Towards a scalable, low-power all-optical architecture for networks-on-chip

ACM Transactions on Embedded Computing Systems (TECS) - Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers
METEOR: Hybrid photonic ring-mesh network-on-chip for multicore architectures

ACM Transactions on Embedded Computing Systems (TECS) - Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers

Quantified Score

Hi-index	0.00

Visualization

Abstract

Future many-core processors will require high-performance yet energy-efficient on-chip networks to provide a communication substrate for the increasing number of cores. Recent advances in silicon nanophotonics create new opportunities for on-chip networks. To efficiently exploit the benefits of nanophotonics, we propose Firefly - a hybrid, hierarchical network architecture. Firefly consists of clusters of nodes that are connected using conventional, electrical signaling while the inter-cluster communication is done using nanophotonics - exploiting the benefits of electrical signaling for short, local communication while nanophotonics is used only for global communication to realize an efficient on-chip network. Crossbar architecture is used for inter-cluster communication. However, to avoid global arbitration, the crossbar is partitioned into multiple, logical crossbars and their arbitration is localized. Our evaluations show that Firefly improves the performance by up to 57% compared to an all-electrical concentrated mesh (CMESH) topology on adversarial traffic patterns and up to 54% compared to an all-optical crossbar (OP XBAR) on traffic patterns with locality. If the energy-delay-product is compared, Firefly improves the efficiency of the on-chip network by up to 51% and 38% compared to CMESH and OP XBAR, respectively.