The impact of the nanoscale on computing systems

Authors:
S. C. Goldstein
Affiliations:
Dept. of Comput. Sci., Carnegie Mellon Univ., Pittsburgh, PA, USA
Venue:
ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Year:
2005

Citing 32
Cited 2

The limitations to delay-insensitivity in asynchronous circuits

AUSCRYPT '90 Proceedings of the sixth MIT conference on Advanced research in VLSI
Molecular computation of solutions to combinatorial problems

Science
Statistically optimized asynchronous barrel shifters for variable length codecs

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
The Area-Time Complexity of Binary Multiplication

Journal of the ACM (JACM)
Prediction of interconnect fan-out distribution using Rent's rule

SLIP '00 Proceedings of the 2000 international workshop on System-level interconnect prediction
Clock rate versus IPC: the end of the road for conventional microarchitectures

Proceedings of the 27th annual international symposium on Computer architecture
Information transfer and area-time tradeoffs for VLSI multiplication

Communications of the ACM
Impact of RET on physical layouts

Proceedings of the 2001 international symposium on Physical design
NanoFabrics: spatial computing using molecular electronics

ISCA '01 Proceedings of the 28th annual international symposium on Computer architecture
Power and performance evaluation of globally asynchronous locally synchronous processors

ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture
A Practical Architecture for Reliable Quantum Computers

Computer
Deep-Submicron Microprocessor Design Issues

IEEE Micro
Layout impact of resolution enhancement techniques: impediment or opportunity?

Proceedings of the 2003 international symposium on Physical design
Advanced routing in changing technology landscape

Proceedings of the 2003 international symposium on Physical design
Molecular electronics: devices, systems and tools for gigagate, gigabit chips

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Parameter variations and impact on circuits and microarchitecture

Proceedings of the 40th annual Design Automation Conference
Exploring regular fabrics to optimize the performance-cost trade-off

Proceedings of the 40th annual Design Automation Conference
Defect tolerance on the Teramac custom computer

FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
Lower bounds for VLSI

STOC '81 Proceedings of the thirteenth annual ACM symposium on Theory of computing
Area-time complexity for VLSI

STOC '79 Proceedings of the eleventh annual ACM symposium on Theory of computing
The chip complexity of binary arithmetic

STOC '80 Proceedings of the twelfth annual ACM symposium on Theory of computing
Timing closure through a globally synchronous, timing partitioned design methodology

Proceedings of the 41st annual Design Automation Conference
Toward a methodology for manufacturability-driven design rule exploration

Proceedings of the 41st annual Design Automation Conference
Manufacturing-Aware Physical Design

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Spatial computation

ASPLOS XI Proceedings of the 11th international conference on Architectural support for programming languages and operating systems
Variation-tolerant circuits: circuit solutions and techniques

Proceedings of the 42nd annual Design Automation Conference
System level power and performance modeling of GALS point-to-point communication interfaces

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Microprocessor Design Issues: Thoughts on the Road Ahead

IEEE Micro
Detailed placement for improved depth of focus and CD control

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
An Integrated Environment for Technology Closure of Deep-Submicron IC Designs

IEEE Design & Test
Power-constrained CMOS scaling limits

IBM Journal of Research and Development
Array-based architecture for FET-based, nanoscale electronics

IEEE Transactions on Nanotechnology

Tartan: evaluating spatial computation for whole program execution

Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
On the use of Bloom filters for defect maps in nanocomputing

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Nanoscale technologies provide both challenges and opportunities. We show that the issues and potential solutions facing designers are technology independent and arise mainly from shrinking device sizes and an increase in the number of devices available. We explore how it is possible to use some of the devices that will be available to help ease design complexity as well as overcome process related challenges such as limited layout freedom, increased defect densities, timing constraints, and power dissipation.