A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications

  • Authors:
  • Chanik Park;Wonmoon Cheon;Jeonguk Kang;Kangho Roh;Wonhee Cho;Jin-Soo Kim

  • Affiliations:
  • Samsung Electronics, Hwasung-City, Korea;Samsung Electronics, Hwasung-City, Korea;Samsung Electronics, Hwasung-City, Korea;Samsung Electronics, Hwasung-City, Korea;Samsung Electronics, Hwasung-City, Korea;Korea Advanced Institute of Science and Technology, Daejeon, Korea

  • Venue:
  • ACM Transactions on Embedded Computing Systems (TECS)
  • Year:
  • 2008

Quantified Score

Hi-index 0.01

Visualization

Abstract

In this article, a novel FTL (flash translation layer) architecture is proposed for NAND flash-based applications such as MP3 players, DSCs (digital still cameras) and SSDs (solid-state drives). Although the basic function of an FTL is to translate a logical sector address to a physical sector address in flash memory, efficient algorithms of an FTL have a significant impact on performance as well as the lifetime. After the dominant parameters that affect the performance and endurance are categorized, the design space of the FTL architecture is explored based on a diverse workload analysis. With the proposed FTL architectural framework, it is possible to decide which configuration of FTL mapping parameters yields the best performance, depending on the differing characteristics of various NAND flash-based applications.