Design space exploration for 3-D cache

Authors:
Yuh-Fang Tsai;Feng Wang;Yuan Xie;Narayanan Vijaykrishnan;Mary Jane Irwin
Affiliations:
Computer Science Engineering Department, Pennsylvania State University, University Park, PA;Computer Science Engineering Department, Pennsylvania State University, University Park, PA;Computer Science Engineering Department, Pennsylvania State University, University Park, PA;Computer Science Engineering Department, Pennsylvania State University, University Park, PA;Computer Science Engineering Department, Pennsylvania State University, University Park, PA
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2008

Citing 29
Cited 13

Digital integrated circuits: a design perspective

Digital integrated circuits: a design perspective
System-level performance evaluation of three-dimensional integrated circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on system-level interconnect prediction
Networks on Chips: A New SoC Paradigm

Computer
3D direct vertical interconnect microprocessors test vehicle

Proceedings of the 13th ACM Great Lakes symposium on VLSI
Wiring requirement and three-dimensional integration technology for field programmable gate arrays

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on system-level interconnect prediction (SLIP)
Interconnect-power dissipation in a microprocessor

Proceedings of the 2004 international workshop on System level interconnect prediction
Technology, performance, and computer-aided design of three-dimensional integrated circuits

Proceedings of the 2004 international symposium on Physical design
Timing, energy, and thermal performance of three-dimensional integrated circuits

Proceedings of the 14th ACM Great Lakes symposium on VLSI
3D Processing Technology and Its Impact on iA32 Microprocessors

ICCD '04 Proceedings of the IEEE International Conference on Computer Design
A 3-D FPGA wire resource prediction model validated using a 3-D placement and routing tool

Proceedings of the 2005 international workshop on System level interconnect prediction
The impact of interstratal interconnect density on the performance of three-dimensional integrated circuits

Proceedings of the 2005 international workshop on System level interconnect prediction
Thermal via placement in 3D ICs

Proceedings of the 2005 international symposium on Physical design
Analytical Models for Leakage Power Estimation of Memory Array Structures

CODES+ISSS '04 Proceedings of the international conference on Hardware/Software Codesign and System Synthesis: 2004
Three-Dimensional Cache Design Exploration Using 3DCacti

ICCD '05 Proceedings of the 2005 International Conference on Computer Design
Implementing Caches in a 3D Technology for High Performance Processors

ICCD '05 Proceedings of the 2005 International Conference on Computer Design
Demystifying 3D ICs: The Pros and Cons of Going Vertical

IEEE Design & Test
First-Order Performance Prediction of Cache Memory with Wafer-Level3D Integration

IEEE Design & Test
A thermal-driven floorplanning algorithm for 3D ICs

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Implementing Register Files for High-Performance Microprocessors in a Die-Stacked (3D) Technology

ISVLSI '06 Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures
Temperature-aware routing in 3D ICs

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Wire congestion and thermal aware 3D global placement

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Thermal Trends in Emerging Technologies

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Thermal analysis of a 3D die-stacked high-performance microprocessor

GLSVLSI '06 Proceedings of the 16th ACM Great Lakes symposium on VLSI
Dynamic instruction schedulers in a 3-dimensional integration technology

GLSVLSI '06 Proceedings of the 16th ACM Great Lakes symposium on VLSI
3D floorplanning with thermal vias

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Die Stacking (3D) Microarchitecture

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
Architecting Microprocessor Components in 3D Design Space

VLSID '07 Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems
Processor Design in 3D Die-Stacking Technologies

IEEE Micro
2.5-Dimensional VLSI system integration

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Three-dimensional Integrated Circuit Design

Three-dimensional Integrated Circuit Design
Thermal Design Space Exploration of 3D Die Stacked Multi-core Processors Using Geospatial-Based Predictive Models

Proceedings of the 2009 SPEC Benchmark Workshop on Computer Performance Evaluation and Benchmarking
Networks-on-chip in emerging interconnect paradigms: Advantages and challenges

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context

Proceedings of the Conference on Design, Automation and Test in Europe
Circuit design challenges in embedded memory and resistive RAM (RRAM) for mobile SoC and 3D-IC

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Design and management of 3D-stacked NUCA cache for chip multiprocessors

Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
Layout effects in fine grain 3D integrated regular microprocessor blocks

Proceedings of the 48th Design Automation Conference
Thermal-aware logic block placement for 3D FPGAs considering lateral heat dissipation (abstract only)

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays
Test Impact on the Overall Die-to-Wafer 3D Stacked IC Cost

Journal of Electronic Testing: Theory and Applications
Yield Improvement for 3D Wafer-to-Wafer Stacked Memories

Journal of Electronic Testing: Theory and Applications
Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in 3D-stacked architecture

Proceedings of the International Conference on Computer-Aided Design
Low power 3-D stacking multimedia platform with reconfigurable memory architecture

Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI
3D integration for power-efficient computing

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

As technology scales, interconnects have become a major performance bottleneck and a major source of power consumption for sub-micro integrated circuit (IC) chips. One promising option to mitigate the interconnect challenges is 3-D ICs, in which a stack of multiple device layers are put together on the same chip. In this paper, we explore the architectural design of cache memories using 3-D circuits. We present a delay and energy model 3-D cache delay-energy estimation tool (3D-Cacti) to explore different 3-D design options of partitioning a cache. The tool allows partitioning of a cache across different device layers at various levels of granularity. The tool has been validated by comparing its results with those obtained from circuit simulation of custom 3-D layouts. We also explore the effects of various cache partitioning parameters and 3-D technology parameters on delay and energy to demonstrate the utility of the tool.