Stable and efficient reduction of substrate model networks using congruence transforms

Authors:
Kevin J. Kerns;Ivan L. Wemple;Andrew T. Yang
Affiliations:
Department of Electrical Engineering, University of Washington, Seattle, WA;Department of Electrical Engineering, University of Washington, Seattle, WA;Department of Electrical Engineering, University of Washington, Seattle, WA
Venue:
ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Year:
1995

Citing 3
Cited 48

Mixed-signal switching noise analysis using Voronoi-tessellated substrate macromodels

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Reduced-order modeling of large linear subcircuits via a block Lanczos algorithm

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Computer Solution of Large Sparse Positive Definite

Computer Solution of Large Sparse Positive Definite

Stable and efficient reduction of large, multiport RC networks by pole analysis via congruence transformations

DAC '96 Proceedings of the 33rd annual Design Automation Conference
A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Lumped interconnect models via Gaussian quadrature

DAC '97 Proceedings of the 34th annual Design Automation Conference
PRIMA: passive reduced-order interconnect macromodeling algorithm

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Interconnect design for deep submicron ICs

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Timing metrics for physical design of deep submicron technologies

ISPD '98 Proceedings of the 1998 international symposium on Physical design
A mixed nodal-mesh formulation for efficient extraction and passive reduced-order modeling of 3D interconnects

DAC '98 Proceedings of the 35th annual Design Automation Conference
PRIMO: probability interpretation of moments for delay calculation

DAC '98 Proceedings of the 35th annual Design Automation Conference
h-gamma: an RC delay metric based on a gamma distribution approximation of the homogeneous response

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Multipoint moment matching model for multiport distributed interconnect networks

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Model reduction of time-varying linear systems using approximate multipoint Krylov-subspace projectors

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Determination of worst-case aggressor alignment for delay calculation

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Projective convolution: RLC model-order reduction using the impulse response

DATE '99 Proceedings of the conference on Design, automation and test in Europe
An efficient Lyapunov equation-based approach for generating reduced-order models of interconnect

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
ENOR: model order reduction of RLC circuits using nodal equations for efficient factorization

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
IC analyses including extracted inductance models

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Layout tools for analog ICs and mixed-signal SoCs: a survey

ISPD '00 Proceedings of the 2000 international symposium on Physical design
A rank-one update method for efficient processing of interconnect parasitics in timing analysis

Proceedings of the 37th Annual Design Automation Conference
On switch factor based analysis of coupled RC interconnects

Proceedings of the 37th Annual Design Automation Conference
Fast temperature calculation for transient electrothermal simulation by mixed frequency/time domain thermal model reduction

Proceedings of the 37th Annual Design Automation Conference
TICER: realizable reduction of extracted RC circuits

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Realizable reduction for RC interconnect circuits

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Explicit formulas and efficient algorithm for moment computation of coupled RC trees with lumped and distributed elements

Proceedings of the conference on Design, automation and test in Europe
Reduced-order modeling of large linear passive multi-terminal circuits using matrix-padé approximation

Proceedings of the conference on Design, automation and test in Europe
An efficient algorithm for fast parasitic extraction and passive order reduction of 3D interconnect models

Proceedings of the conference on Design, automation and test in Europe
A new efficient waveform simulation method for RLC interconnect via amplitude and phase approximation

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
On the interaction of power distribution network with substrate

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
Geometrically parameterized interconnect performance models for interconnect synthesis

Proceedings of the 2002 international symposium on Physical design
Aggressive crunching of extracted RC netlists

Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems
Reduced Order Modeling for RLC Interconnect Tree Using Hurwitz Polynomial

Analog Integrated Circuits and Signal Processing
Techniques for including dielectrics when extracting passive low-order models of high speed interconnect

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
An efficient DC-gain matched balanced truncation realization for VLSI Interconnect circuit order reduction

Microelectronic Engineering
Minimum delay optimization for domino logic circuits---a coupling-aware approach

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Theoretical and practical validation of combined BEM/FEM substrate resistance modeling

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Realizable parasitic reduction using generalized Y-Δ transformation

Proceedings of the 40th annual Design Automation Conference
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on system-level interconnect prediction (SLIP)

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Coupling delay optimization by temporal decorrelation using dual threshold voltage technique

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low power
Branch Merge Reduction of RLCM Networks

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
A quasi-newton preconditioned Newton-Krylov method for robust and efficient time-domain simulation of integrated circuits with strong parasitic couplings

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
RCLK-VJ network reduction with Hurwitz polynomial approximation

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Guaranteed stable projection-based model reduction for indefinite and unstable linear systems

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Numerical Simulation and Modelling of Electronic and Biochemical Systems

Foundations and Trends in Electronic Design Automation
Stable reduced models for nonlinear descriptor systems through piecewise-linear approximation and projection

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A moment-matching scheme for the passivity-preserving model order reduction of indefinite descriptor systems with possible polynomial parts

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Fast waveform estimation (FWE) for timing analysis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Model order reduction via eigen decomposition analysis

International Journal of Computer Applications in Technology
ABCD-L: approximating continuous linear systems using boolean models

Proceedings of the 50th Annual Design Automation Conference
Survey and Evaluation of Automated Model Generation Techniques for High Level Modeling and High Level Fault Modeling

Journal of Electronic Testing: Theory and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

Parasitic analog-digital noise coupling has been identified as a key issue facing designers of mixed-signal integrated circuits. In particular, signal cross talk through the common chip substrate has become increasingly problematic. This paper demonstrates a new methodology for developing simulation, synthesis, and verification models to analyze the global electrical behavior of the non-ideal semiconductor substrate. RC substrate network models, which are generated via a triangular discretization method, are accurately approximated for subsequent analysis by an efficient reduction algorithm. This algorithm utilizes the well-conditioned Lanczos process to formulate Pade approximations of the network port admittance. Congruence transformations are employed to ensure stability, and to create reduced networks which are easily realizable with SPICE-compatible RC elements. For validation, the strategy has been successfully applied to several mixed-signal circuit examples.