On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems

  • Authors:

  • Preeti Ranjan Panda;Nikil D. Dutt;Alexandru Nicolau

  • Affiliations:

  • Synopsys, Inc., Mountain View, CA;Univ. of California at Irvine, Irvine;Univ. of California at Irvine, Irvine

  • Venue:
  • ACM Transactions on Design Automation of Electronic Systems (TODAES)
  • Year:
  • 2000

Quantified Score

Hi-index 0.00

Visualization

Abstract

Efficient utilization of on-chip memory space is extremely important in modern embedded system applications based on processor cores. In addition to a data cache that interfaces with slower off-chip memory, a fast on-chip SRAM, called Scratch-Pad memory, is often used in several applications, so that critical data can be stored there with a guaranteed fast access time. We present a technique for efficiently exploiting on-chip Scratch-Pad memory by partitioning the application's scalar and arrayed variables into off-chip DRAM and on-chip Scratch-Pad SRAM, with the goal of minimizing the total execution time of embedded applications. We also present extensions of our proposed memory assignment strategy to handle context switching between multiple programs, as well as a generalized memory hierarchy. Our experiments on code kernels from typical applications show that our technique results in significant performance improvements.