DAG-aware AIG rewriting a fresh look at combinational logic synthesis

Authors:
Alan Mishchenko;Satrajit Chatterjee;Robert Brayton
Affiliations:
University of California, Berkeley, Berkeley, CA;University of California, Berkeley, Berkeley, CA;University of California, Berkeley, Berkeley, CA
Venue:
Proceedings of the 43rd annual Design Automation Conference
Year:
2006

Citing 9
Cited 64

The disjunctive decomposition of logic functions

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
A new retiming-based technology mapping algorithm for LUT-based FPGAs

FPGA '98 Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays
Delay-optimal technology mapping by DAG covering

DAC '98 Proceedings of the 35th annual Design Automation Conference
Logic Design and Switching Theory

Logic Design and Switching Theory
SAT-Based Complete Don't-Care Computation for Network Optimization

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
DAG-aware circuit compression for formal verification

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Improvements to technology mapping for LUT-based FPGAs

Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays
Reducing structural bias in technology mapping

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Timing-driven logic bi-decomposition

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Symmetry detection for large Boolean functions using circuit representation, simulation, and satisfiability

Proceedings of the 43rd annual Design Automation Conference
Combinatorial sketching for finite programs

Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
Factor cuts

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Improvements to combinational equivalence checking

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Sketching stencils

Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation
Formal verification of a pervasive interconnect bus system in a high-performance microprocessor

Proceedings of the conference on Design, automation and test in Europe
On resolution proofs for combinational equivalence

Proceedings of the 44th annual Design Automation Conference
Enhancing design robustness with reliability-aware resynthesis and logic simulation

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
WireMap: FPGA technology mapping for improved routability

Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays
Optimizing non-monotonic interconnect using functional simulation and logic restructuring

Proceedings of the 2008 international symposium on Physical design
Delay driven AIG restructuring using slack budget management

Proceedings of the 18th ACM Great Lakes symposium on VLSI
Parallelizing CAD: a timely research agenda for EDA

Proceedings of the 45th annual Design Automation Conference
Merging nodes under sequential observability

Proceedings of the 45th annual Design Automation Conference
Scalable don't-care-based logic optimization and resynthesis

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Boolean factoring and decomposition of logic networks

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Scalable and scalably-verifiable sequential synthesis

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Physical optimization for FPGAs using post-placement topology rewriting

Proceedings of the 2009 international symposium on Physical design
Invariant-strengthened elimination of dependent state elements

Proceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design
Recording synthesis history for sequential verification

Proceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design
WireMap: FPGA Technology Mapping for Improved Routability and Enhanced LUT Merging

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Quantifier Elimination via Functional Composition

CAV '09 Proceedings of the 21st International Conference on Computer Aided Verification
Signature-based SER analysis and design of logic circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Inferno: streamlining verification with inferred semantics

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Fast detection of node mergers using logic implications

Proceedings of the 2009 International Conference on Computer-Aided Design
Towards scalable placement for FPGAs

Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays
FPGA power reduction by guarded evaluation

Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays
Applying logic synthesis for speeding up SAT

SAT'07 Proceedings of the 10th international conference on Theory and applications of satisfiability testing
Partitioning interpolant-based verification for effective unbounded model checking

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
An AIG-Based QBF-solver using SAT for preprocessing

Proceedings of the 47th Design Automation Conference
Node addition and removal in the presence of don't cares

Proceedings of the 47th Design Automation Conference
ECR: a low complexity generalized error cancellation rewiring scheme

Proceedings of the 47th Design Automation Conference
Monolithically stackable hybrid FPGA

Proceedings of the Conference on Design, Automation and Test in Europe
KL-cuts: a new approach for logic synthesis targeting multiple output blocks

Proceedings of the Conference on Design, Automation and Test in Europe
Approximate logic synthesis for error tolerant applications

Proceedings of the Conference on Design, Automation and Test in Europe
Exploiting structure in an AIG based QBF solver

Proceedings of the Conference on Design, Automation and Test in Europe
Speculative reduction-based scalable redundancy identification

Proceedings of the Conference on Design, Automation and Test in Europe
Scalable liveness checking via property-preserving transformations

Proceedings of the Conference on Design, Automation and Test in Europe
Small formulas for large programs: on-line constraint simplification in scalable static analysis

SAS'10 Proceedings of the 17th international conference on Static analysis
TRECO: dynamic technology remapping for timing engineering change orders

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Fast node merging with don't cares using logic implications

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Area-efficient FPGA logic elements: architecture and synthesis

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Coping with Moore's law (and more): supporting arrays in state-of-the-art model checkers

Proceedings of the 2010 Conference on Formal Methods in Computer-Aided Design
Scalable don't-care-based logic optimization and resynthesis

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Area and speed oriented synthesis of FSMs for PAL-based CPLDs

Microprocessors & Microsystems
Delay optimization using SOP balancing

Proceedings of the International Conference on Computer-Aided Design
On rewiring and simplification for canonicity in threshold logic circuits

Proceedings of the International Conference on Computer-Aided Design
Reduction of interpolants for logic synthesis

Proceedings of the International Conference on Computer-Aided Design
ABC: an academic industrial-strength verification tool

CAV'10 Proceedings of the 22nd international conference on Computer Aided Verification
Analyzing and predicting the impact of CAD algorithm noise on FPGA speed performance and power

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays
Rethinking FPGAs: elude the flexibility excess of LUTs with and-inverter cones

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays
Optimal redundancy removal without fixedpoint computation

Proceedings of the International Conference on Formal Methods in Computer-Aided Design
Hybrid verification of a hardware modular reduction engine

Proceedings of the International Conference on Formal Methods in Computer-Aided Design
Blocked clause elimination

TACAS'10 Proceedings of the 16th international conference on Tools and Algorithms for the Construction and Analysis of Systems
Fused state machines for fault tolerance in distributed systems

OPODIS'11 Proceedings of the 15th international conference on Principles of Distributed Systems
Improving gate-level simulation accuracy when unknowns exist

Proceedings of the 49th Annual Design Automation Conference
ECR: A Powerful and Low-Complexity Error Cancellation Rewiring Scheme

ACM Transactions on Design Automation of Electronic Systems (TODAES)
On logic synthesis for timing speculation

Proceedings of the International Conference on Computer-Aided Design
Lazy man's logic synthesis

Proceedings of the International Conference on Computer-Aided Design
Optimization techniques for craig interpolant compaction in unbounded model checking

Proceedings of the Conference on Design, Automation and Test in Europe
Mapping into LUT structures

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
LegUp: An open-source high-level synthesis tool for FPGA-based processor/accelerator systems

ACM Transactions on Embedded Computing Systems (TECS) - Special issue on application-specific processors
Automated reencoding of boolean formulas

HVC'12 Proceedings of the 8th international conference on Hardware and Software: verification and testing
Revisiting and-inverter cones

Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays
ICCAD-2013 CAD contest in technology mapping for macro blocks and benchmark suite

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a technique for preprocessing combinational logic before technology mapping. The technique is based on the representation of combinational logic using And-Inverter Graphs (AIGs), a networks of two-input ANDs and inverters. The optimization works by alternating DAG-aware AIG rewriting, which reduces area by sharing common logic without increasing delay, and algebraic AIG balancing, which minimizes delay without increasing area. The new technology-independent flow is implemented in a public-domain tool ABC. Experiments on large industrial benchmarks show that the proposed methodology scales to very large designs and is several orders of magnitude faster than SIS and MVSIS while offering comparable or better quality when measured by the quality of the network after mapping.