eNVy: a non-volatile, main memory storage system
ASPLOS VI Proceedings of the sixth international conference on Architectural support for programming languages and operating systems
A New Flash Memory Management for Flash Storage System
COMPSAC '99 23rd International Computer Software and Applications Conference
An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems
RTAS '02 Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'02)
An efficient R-tree implementation over flash-memory storage systems
GIS '03 Proceedings of the 11th ACM international symposium on Advances in geographic information systems
Energy-efficient flash-memory storage systems with an interrupt-emulation mechanism
Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
A Space-Efficient Caching Mechanism for Flash-Memory Address Translation
ISORC '06 Proceedings of the Ninth IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing
ACM Transactions on Storage (TOS)
A flash-memory based file system
TCON'95 Proceedings of the USENIX 1995 Technical Conference Proceedings
An efficient B-tree layer implementation for flash-memory storage systems
ACM Transactions on Embedded Computing Systems (TECS)
A space-efficient flash translation layer for CompactFlash systems
IEEE Transactions on Consumer Electronics
ACM Transactions on Storage (TOS)
Endurance enhancement of flash-memory storage systems: an efficient static wear leveling design
Proceedings of the 44th annual Design Automation Conference
Performance improvement of block based NAND flash translation layer
CODES+ISSS '07 Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis
A PRAM and NAND flash hybrid architecture for high-performance embedded storage subsystems
EMSOFT '08 Proceedings of the 8th ACM international conference on Embedded software
A time-predictable system initialization design for huge-capacity flash-memory storage systems
CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
An energy-efficient I/O request mechanism for multi-bank flash-memory storage systems
ACM Transactions on Design Automation of Electronic Systems (TODAES)
An adaptive block-set based management for large-scale flash memory
Proceedings of the 2009 ACM symposium on Applied Computing
Proceedings of the 46th Annual Design Automation Conference
A self-adjusting flash translation layer for resource-limited embedded systems
ACM Transactions on Embedded Computing Systems (TECS)
Superblock FTL: A superblock-based flash translation layer with a hybrid address translation scheme
ACM Transactions on Embedded Computing Systems (TECS)
RNFTL: a reuse-aware NAND flash translation layer for flash memory
Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems
Buffer flush and address mapping scheme for flash memory solid-state disk
Journal of Systems Architecture: the EUROMICRO Journal
A strategy to emulate NOR flash with NAND flash
ACM Transactions on Storage (TOS)
An adaptive flash translation layer for high-performance storage systems
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - Special issue on the 2009 ACM/IEEE international symposium on networks-on-chip
A file-system-aware FTL design for flash-memory storage systems
Proceedings of the Conference on Design, Automation and Test in Europe
A set-based mapping strategy for flash-memory reliability enhancement
Proceedings of the Conference on Design, Automation and Test in Europe
Demand-based block-level address mapping in large-scale NAND flash storage systems
CODES/ISSS '10 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Janus-FTL: finding the optimal point on the spectrum between page and block mapping schemes
EMSOFT '10 Proceedings of the tenth ACM international conference on Embedded software
A reliable MTD design for MLC flash-memory storage systems
EMSOFT '10 Proceedings of the tenth ACM international conference on Embedded software
An efficient fault detection algorithm for NAND flash memory
ACM SIGAPP Applied Computing Review
MNFTL: an efficient flash translation layer for MLC NAND flash memory storage systems
Proceedings of the 48th Design Automation Conference
ExLRU: a unified write buffer cache management for flash memory
EMSOFT '11 Proceedings of the ninth ACM international conference on Embedded software
An adaptive write buffer management scheme for flash-based SSDs
ACM Transactions on Storage (TOS)
A caching-oriented management design for the performance enhancement of solid-state drives
ACM Transactions on Storage (TOS)
AD-LRU: An efficient buffer replacement algorithm for flash-based databases
Data & Knowledge Engineering
An adaptive file-system-oriented FTL mechanism for flash-memory storage systems
ACM Transactions on Embedded Computing Systems (TECS)
Delta-FTL: improving SSD lifetime via exploiting content locality
Proceedings of the 7th ACM european conference on Computer Systems
MFTL: A Design and Implementation for MLC Flash Memory Storage Systems
ACM Transactions on Storage (TOS)
Joint management of RAM and flash memory with access pattern considerations
Proceedings of the 49th Annual Design Automation Conference
h-Buffer: an adaptive buffer management scheme for flash-based storage devices
DASFAA'12 Proceedings of the 17th international conference on Database Systems for Advanced Applications
A study of space reclamation on flash-based append-only storage management
DASFAA'12 Proceedings of the 17th international conference on Database Systems for Advanced Applications
Working-set-based address mapping for ultra-large-scaled flash devices
Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
BLog: block-level log-block management for NAND flash memorystorage systems
Proceedings of the 14th ACM SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems
Proceedings of the 50th Annual Design Automation Conference
Exploiting workload dynamics to improve SSD read latency via differentiated error correction codes
ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special Section on Networks on Chip: Architecture, Tools, and Methodologies
A space reuse strategy for flash translation layers in SLC NAND flash memory storage systems
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Cooperating virtual memory and write buffer management for flash-based storage systems
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special Section on Networks on Chip: Architecture, Tools, and Methodologies
A survey of address translation technologies for flash memories
ACM Computing Surveys (CSUR)
BLAS: Block-level adaptive striping for solid-state drives
ACM Transactions on Design Automation of Electronic Systems (TODAES)
A DRAM-flash index for native flash file systems
Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis
Adaptive range-based address mapping for the flash storage devices with explosive capacity
Proceedings of the 8th International Conference on Ubiquitous Information Management and Communication
A disturb-alleviation scheme for 3D flash memory
Proceedings of the International Conference on Computer-Aided Design
Migration-based hybrid cache design for file systems over flash storage devices
ACM SIGAPP Applied Computing Review
Hi-index | 0.00 |
While the capacity of flash-memory storage systems keeps increasing significantly, effective and efficient management of flash-memory space has become a critical design issue! Different granularities in space management impose different management costs and mapping efficiency. In this paper, we explore an address translation mechanism that can dynamically and adaptively switch between two granularities in the mapping of logical block addresses into physical block addresses in flash memory management. The objective is to provide good performance in address mapping and space utilization and, at the same time, to have the memory space requirements, and the garbage collection overhead under proper management. The experimental results show that the proposed adaptive mechanism could provide significant performance improvement over the well-known coarsegrained management mechanism NFTL (NAND Flash Translation Layer) over realistic workloads.