On-the-Fly Reseeding: A New Reseeding Technique for Test-Per-Clock BIST

Authors:
Emmanouil Kalligeros;Xrysovalantis Kavousianos;Dimitris Bakalis;Dimitris Nikolos
Affiliations:
Department of Computer Engineering &/ Informatics, University of Patras, 26500, Patras, Greece&semi/ Computer Technology Institute, 61 Riga Feraiou Str., 26221, Patras, Greece. kalliger ...;Department of Computer Engineering &/ Informatics, University of Patras, 26500, Patras, Greece&semi/ Computer Technology Institute, 61 Riga Feraiou Str., 26221, Patras, Greece. kabousia ...;Department of Computer Engineering &/ Informatics, University of Patras, 26500, Patras, Greece&semi/ Computer Technology Institute, 61 Riga Feraiou Str., 26221, Patras, Greece. bakalis@ ...;Department of Computer Engineering &/ Informatics, University of Patras, 26500, Patras, Greece&semi/ Computer Technology Institute, 61 Riga Feraiou Str., 26221, Patras, Greece. nikolosd ...
Venue:
Journal of Electronic Testing: Theory and Applications
Year:
2002

Citing 32
Cited 2

Built-in test for VLSI: pseudorandom techniques

Built-in test for VLSI: pseudorandom techniques
A method for generating weighted random test pattern

IBM Journal of Research and Development
Accumulator-Based Compaction of Test Responses

IEEE Transactions on Computers
Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers

IEEE Transactions on Computers - Special issue on fault-tolerant computing
Arithmetic Additive Generators of Pseudo-Exhaustive Test Patterns

IEEE Transactions on Computers
BIST Pattern Generators Using Addition and Subtraction Operations

Journal of Electronic Testing: Theory and Applications - Special issue on test synthesis
Arithmetic built-in self-test for embedded systems

Arithmetic built-in self-test for embedded systems
BIST for systems-on-a-chip

Integration, the VLSI Journal - Special issue on VLSI testing
On applying the set covering model to reseeding

Proceedings of the conference on Design, automation and test in Europe
A novel reseeding technique for accumulator-based test pattern generation

GLSVLSI '01 Proceedings of the 11th Great Lakes symposium on VLSI
A Tutorial on Built-in Self-Test. I. Principles

IEEE Design & Test
A Tutorial on Built-In Self-Test, Part 2: Applications

IEEE Design & Test
A Multiple Seed Linear Feedback Shift Register

IEEE Transactions on Computers
Arithmetic Pattern Generators for Built-In Self-Test

ICCD '96 Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors
Synthesis of Mapping Logic for Generating Transformed Pseudo-Random Patterns for BIST

Proceedings of the IEEE International Test Conference on Driving Down the Cost of Test
MFBIST: A BIST Method for Random Pattern Resistant Circuits

Proceedings of the IEEE International Test Conference on Test and Design Validity
Using BIST Control for Pattern Generation

Proceedings of the IEEE International Test Conference
Generation of Vector Patterns Through Reseeding of Multipe-Polynominal Linear Feedback Shift Registers

Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design
On Using Machine Learning for Logic BIST

Proceedings of the IEEE International Test Conference
On Calculating Efficient LFSR Seeds for Built-In Self Test

ETW '99 Proceedings of the 1999 IEEE European Test Workshop
Test response compaction using arithmetic functions

VTS '96 Proceedings of the 14th IEEE VLSI Test Symposium
Methods to reduce test application time for accumulator-based self-test

VTS '97 Proceedings of the 15th IEEE VLSI Test Symposium
Built-in Test Pattern Generation For High-Performance Cir cuits Using Twisted-Ring Counters

VTS '99 Proceedings of the 1999 17TH IEEE VLSI Test Symposium
Synthesis for Arithmetic Built-In Self-Test

VTS '00 Proceedings of the 18th IEEE VLSI Test Symposium
Non-Intrusive BIST for Systems-on-a-Chip

ITC '00 Proceedings of the 2000 IEEE International Test Conference
Test Response Compaction by an Accumulator Behaving as a Multiple Input Non-Linear Feedback Shift Register

ITC '00 Proceedings of the 2000 IEEE International Test Conference
An apparatus for pseudo-deterministic testing

VTS '95 Proceedings of the 13th IEEE VLSI Test Symposium
Arithmetic built-in self test for high-level synthesis

VTS '95 Proceedings of the 13th IEEE VLSI Test Symposium
A novel pattern generator for near-perfect fault-coverage

VTS '95 Proceedings of the 13th IEEE VLSI Test Symposium
On methods to match a test pattern generator to a circuit-under-test

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Gauss-elimination-based generation of multiple seed-polynomial pairs for LFSR

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Test embedding with discrete logarithms

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Test Set Embedding Based on Phase Shifters

EDCC-4 Proceedings of the 4th European Dependable Computing Conference on Dependable Computing
BIST Technique by Equally Spaced Test Vector Sequences

VTS '04 Proceedings of the 22nd IEEE VLSI Test Symposium

Quantified Score

Hi-index	0.01

Visualization

Abstract

In this paper we present a new reseeding technique for test-per-clock test pattern generation suitable for at-speed testing of circuits with random-pattern resistant faults. Our technique eliminates the need of a ROM for storing the seeds since the reseeding is performed on-the-fly by inverting the logic value of some of the bits of the next state of the Test Pattern Generator (TPG). The proposed reseeding technique is generic and can be applied to TPGs based on both Linear Feedback Shift Registers (LFSRs) and accumulators. An efficient algorithm for selecting reseeding points is also presented, which targets complete fault coverage and allows to well exploiting the trade-off between hardware overhead and test length. Using experimental results we show that the proposed method compares favorably to the other already known techniques with respect to test length and the hardware implementation cost.