A case for bufferless routing in on-chip networks

Authors:
Thomas Moscibroda;Onur Mutlu
Affiliations:
Microsoft Research, Redmond, WA, USA;Carnegie Mellon University, Pittsburgh, PA, USA
Venue:
Proceedings of the 36th annual international symposium on Computer architecture
Year:
2009

Citing 37
Cited 48

The connection machine

The connection machine
Chaos router: architecture and performance

ISCA '91 Proceedings of the 18th annual international symposium on Computer architecture
Adaptive Deadlock- and Livelock-Free Routing with All Minimal Paths in Torus Networks

IEEE Transactions on Parallel and Distributed Systems
ROMM routing on mesh and torus networks

Proceedings of the seventh annual ACM symposium on Parallel algorithms and architectures
The Tera computer system

ICS '90 Proceedings of the 4th international conference on Supercomputing
Power considerations in the design of the Alpha 21264 microprocessor

DAC '98 Proceedings of the 35th annual Design Automation Conference
Virtual-channel flow control

ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
Routing without flow control

Proceedings of the thirteenth annual ACM symposium on Parallel algorithms and architectures
Timestamp snooping: an approach for extending SMPs

ASPLOS IX Proceedings of the ninth international conference on Architectural support for programming languages and operating systems
Symbiotic jobscheduling for a simultaneous multithreaded processor

ASPLOS IX Proceedings of the ninth international conference on Architectural support for programming languages and operating systems
An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches

Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
Spider: A High-Speed Network Interconnect

IEEE Micro
Orion: a power-performance simulator for interconnection networks

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
Lockup-free instruction fetch/prefetch cache organization

ISCA '81 Proceedings of the 8th annual symposium on Computer Architecture
GOAL: a load-balanced adaptive routing algorithm for torus networks

Proceedings of the 30th annual international symposium on Computer architecture
A Delay Model and Speculative Architecture for Pipelined Routers

HPCA '01 Proceedings of the 7th International Symposium on High-Performance Computer Architecture
Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Performance Evaluation of Deflection Routing in Optical IP Packet-Switched Networks

Cluster Computing
Principles and Practices of Interconnection Networks

Principles and Practices of Interconnection Networks
Low-Latency Virtual-Channel Routers for On-Chip Networks

Proceedings of the 31st annual international symposium on Computer architecture
Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams

Proceedings of the 31st annual international symposium on Computer architecture
Pinpointing Representative Portions of Large Intel® Itanium® Programs with Dynamic Instrumentation

Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture
Pin: building customized program analysis tools with dynamic instrumentation

Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation
Evaluation of on-chip networks using deflection routing

GLSVLSI '06 Proceedings of the 16th ACM Great Lakes symposium on VLSI
Fairness and Throughput in Switch on Event Multithreading

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
Managing Distributed, Shared L2 Caches through OS-Level Page Allocation

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
Framework for instruction-level tracing and analysis of program executions

Proceedings of the 2nd international conference on Virtual execution environments
Approaching Ideal NoC Latency with Pre-Configured Routes

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Thousand core chips: a technology perspective

Proceedings of the 44th annual Design Automation Conference
On-Chip Interconnection Architecture of the Tile Processor

IEEE Micro
A 5-GHz Mesh Interconnect for a Teraflops Processor

IEEE Micro
Research Challenges for On-Chip Interconnection Networks

IEEE Micro
Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors

Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture
Flattened Butterfly Topology for On-Chip Networks

Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture
Circuit-Switched Coherence

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
System-Level Performance Metrics for Multiprogram Workloads

IEEE Micro
Token flow control

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture

Router microarchitecture and scalability of ring topology in on-chip networks

Proceedings of the 2nd International Workshop on Network on Chip Architectures
Router designs for elastic buffer on-chip networks

Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis
SCARAB: a single cycle adaptive routing and bufferless network

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Low-cost router microarchitecture for on-chip networks

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
A case for dynamic frequency tuning in on-chip networks

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Evaluating Bufferless Flow Control for On-chip Networks

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
QuaLe: A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Next generation on-chip networks: what kind of congestion control do we need?

Hotnets-IX Proceedings of the 9th ACM SIGCOMM Workshop on Hot Topics in Networks
A reconfigurable fault-tolerant deflection routing algorithm based on reinforcement learning for network-on-chip

Proceedings of the Third International Workshop on Network on Chip Architectures
Switch allocator for bufferless network-on-chip routers

Proceedings of the Fifth International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip
Throughput-Effective On-Chip Networks for Manycore Accelerators

MICRO '43 Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
Adaptive Flow Control for Robust Performance and Energy

MICRO '43 Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
A NoC-based hybrid message-passing/shared-memory approach to CMP design

Microprocessors & Microsystems
Design of a performance enhanced and power reduced dual-crossbar Network-on-Chip (NoC) architecture

Microprocessors & Microsystems
RAFT: A router architecture with frequency tuning for on-chip networks

Journal of Parallel and Distributed Computing
FIST: A Fast, Lightweight, FPGA-Friendly Packet Latency Estimator for NoC Modeling in Full-System Simulations

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
A case for heterogeneous on-chip interconnects for CMPs

Proceedings of the 38th annual international symposium on Computer architecture
Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees

Proceedings of the 38th annual international symposium on Computer architecture
FlexiBuffer: reducing leakage power in on-chip network routers

Proceedings of the 48th Design Automation Conference
Buffered deflection routing for networks-on-chip

Proceedings of the 2012 Interconnection Network Architecture: On-Chip, Multi-Chip Workshop
Co-design of channel buffers and crossbar organizations in NoCs architectures

Proceedings of the International Conference on Computer-Aided Design
Exploring heterogeneous NoC design space

Proceedings of the International Conference on Computer-Aided Design
Making-a-stop: A new bufferless routing algorithm for on-chip network

Journal of Parallel and Distributed Computing
The NoX router

Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture
Streamlined network-on-chip for multicore embedded architectures

ARCS'12 Proceedings of the 25th international conference on Architecture of Computing Systems
Benefits of selective packet discard in networks-on-chip

ACM Transactions on Architecture and Code Optimization (TACO)
On-chip networks from a networking perspective: congestion and scalability in many-core interconnects

Proceedings of the ACM SIGCOMM 2012 conference on Applications, technologies, architectures, and protocols for computer communication
A scalable and fault-tolerant network routing scheme for many-core and multi-chip systems

Journal of Parallel and Distributed Computing
Efficient implementation of globally-aware network flow control

Journal of Parallel and Distributed Computing
On-chip networks from a networking perspective: congestion and scalability in many-core interconnects

ACM SIGCOMM Computer Communication Review - Special october issue SIGCOMM '12
LIGERO: A light but efficient router conceived for cache-coherent chip multiprocessors

ACM Transactions on Architecture and Code Optimization (TACO) - Special Issue on High-Performance Embedded Architectures and Compilers
Low power flitwise routing in an unidirectional torus with minimal buffering

Proceedings of the Fifth International Workshop on Network on Chip Architectures
NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures

MICRO-45 Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture
NOC-Out: Microarchitecting a Scale-Out Processor

MICRO-45 Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture
A fast handshake join implementation on FPGA with adaptive merging network

Proceedings of the 25th International Conference on Scientific and Statistical Database Management
Switch folding: network-on-chip routers with time-multiplexed output ports

Proceedings of the Conference on Design, Automation and Test in Europe
DeBAR: deflection based adaptive router with minimal buffering

Proceedings of the Conference on Design, Automation and Test in Europe
40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS

Proceedings of the Conference on Design, Automation and Test in Europe
Gana: A novel low-cost conflict-free NoC architecture

ACM Transactions on Embedded Computing Systems (TECS) - Special Section on Wireless Health Systems, On-Chip and Off-Chip Network Architectures
Deflection routing in 3D network-on-chip with limited vertical bandwidth

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special Section on Networks on Chip: Architecture, Tools, and Methodologies
Designing on-chip networks for throughput accelerators

ACM Transactions on Architecture and Code Optimization (TACO)
Design space exploration of on-chip ring interconnection for a CPU-GPU heterogeneous architecture

Journal of Parallel and Distributed Computing
TornadoNoC: A lightweight and scalable on-chip network architecture for the many-core era

ACM Transactions on Architecture and Code Optimization (TACO)
CAERUS: an effective arbitration and ejection policy for routing in an unidirectional torus

Proceedings of the 8th International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip
Energy-aware fault-tolerant network-on-chips for addressing multiple traffic classes

Microprocessors & Microsystems
Non-minimal, turn-model based NoC routing

Microprocessors & Microsystems
X-Network: An area-efficient and high-performance on-chip wormhole interconnect network

Microprocessors & Microsystems
Circuit switching under the radar with REACToR

NSDI'14 Proceedings of the 11th USENIX Conference on Networked Systems Design and Implementation

Quantified Score

Hi-index	0.00

Visualization

Abstract

Buffers in on-chip networks consume significant energy, occupy chip area, and increase design complexity. In this paper, we make a case for a new approach to designing on-chip interconnection networks that eliminates the need for buffers for routing or flow control. We describe new algorithms for routing without using buffers in router input/output ports. We analyze the advantages and disadvantages of bufferless routing and discuss how router latency can be reduced by taking advantage of the fact that input/output buffers do not exist. Our evaluations show that routing without buffers significantly reduces the energy consumption of the on-chip cache/processor-to-cache network, while providing similar performance to that of existing buffered routing algorithms at low network utilization (i.e., on most real applications). We conclude that bufferless routing can be an attractive and energy-efficient design option for on-chip cache/processor-to-cache networks where network utilization is low.