Coverage Metrics for Functional Validation of Hardware Designs

Authors:
Serdar Tasiran;Kurt Keutzer
Affiliations:
-;-
Venue:
IEEE Design & Test
Year:
2001

Citing 23
Cited 43

Generation of design verification tests from behavioral VHDL programs using path enumeration and constraint programming

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
I'm done simulating; now what? Verification coverage analysis and correctness checking of the DEC chip 21164 Alpha microprocessor

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Validation coverage analysis for complex digital designs

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
An observability-based code coverage metric for functional simulation

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Toward formalizing a validation methodology using simulation coverage

DAC '97 Proceedings of the 34th annual Design Automation Conference
Software unit test coverage and adequacy

ACM Computing Surveys (CSUR)
Abstraction Techniques for Validation Coverage Analysis and Test Generation

IEEE Transactions on Computers
OCCOM: efficient computation of observability-based code coverage metrics for functional verification

DAC '98 Proceedings of the 35th annual Design Automation Conference
User defined coverage—a tool supported methodology for design verification

DAC '98 Proceedings of the 35th annual Design Automation Conference
Functional verification of a multiple-issue, out-of-order, superscalar Alpha processor—the DEC Alpha 21264 microprocessor

DAC '98 Proceedings of the 35th annual Design Automation Conference
Design reliability—estimation through statistical analysis of bug discovery data

DAC '98 Proceedings of the 35th annual Design Automation Conference
High-level design verification of microprocessors via error modeling

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Micro architecture coverage directed generation of test programs

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Developing an architecture validation suite: application to the PowerPC architecture

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
High-level test generation for design verification of pipelined microprocessors

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Coverage estimation for symbolic model checking

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
A study in coverage-driven test generation

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Verification of configurable processor cores

Proceedings of the 37th Annual Design Automation Conference
An RTL Abstraction Technique for Processor MicroarchitectureValidation and Test Generation

Journal of Electronic Testing: Theory and Applications - Special issue on microprocessor test and verification
Smart simulation using collaborative formal and simulation engines

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Simulation coverage enhancement using test stimulus transformation

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
A Unified Framework for Design Validation and Manufacturing Test

Proceedings of the IEEE International Test Conference on Test and Design Validity
Verification of Processor Microarchitectures

VTS '99 Proceedings of the 1999 17TH IEEE VLSI Test Symposium

Fault Models and Test Generation for Hardware-Software Covalidation

IEEE Design & Test
Assertion-based automated functional vectors generation using constraint logic programming

Proceedings of the 14th ACM Great Lakes symposium on VLSI
Code Generation for Functional Validation of Pipelined Microprocessors

Journal of Electronic Testing: Theory and Applications
Functional Coverage Driven Test Generation for Validation of Pipelined Processors

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Structural Testing Based on Minimum Kernels

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Comparing two testbench methods for hierarchical functional verification of a bluetooth baseband adaptor

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Transition-based coverage estimation for symbolic model checking

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
A coverage metric for the validation of interacting processes

Proceedings of the conference on Design, automation and test in Europe: Proceedings
An efficient evaluation and vector generation method for observability-enhanced statement coverage

Journal of Computer Science and Technology
Functional verification of the POWER5 microprocessor and POWER5 multiprocessor systems

IBM Journal of Research and Development - POWER5 and packaging
Observability Statement Coverage Based on Dynamic Factored Use-Definition Chains for Functional Verification

Journal of Electronic Testing: Theory and Applications
Efficient techniques for automatic verification-oriented test set optimization

International Journal of Parallel Programming
BUSpec: A framework for generation of verification aids for standard bus protocol specifications

Integration, the VLSI Journal
Properties Incompleteness Evaluation by Functional Verification

IEEE Transactions on Computers
Clock domain crossing fault model and coverage metric for validation of SoC design

Proceedings of the conference on Design, automation and test in Europe
Too Few or Too Many Properties? Measure it by ATPG!

Journal of Electronic Testing: Theory and Applications
Specification-driven directed test generation for validation of pipelined processors

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Functional test selection based on unsupervised support vector analysis

Proceedings of the 45th annual Design Automation Conference
Before and after vacuity

Formal Methods in System Design
Multi-level fault modeling for transaction-level specifications

Proceedings of the 19th ACM Great Lakes symposium on VLSI
Design validation of multithreaded architectures using concurrent threads evolution

Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes
Vacuity in testing

TAP'08 Proceedings of the 2nd international conference on Tests and proofs
Increasing the efficiency of simulation-based functional verification through unsupervised support vector analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Post-silicon validation challenges: how EDA and academia can help

Proceedings of the 47th Design Automation Conference
Coverage in interpolation-based model checking

Proceedings of the 47th Design Automation Conference
A novel mutation-based validation paradigm for high-level hardware descriptions

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Concurrency-oriented verification and coverage of system-level designs

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Using coverage to deploy formal verification in a simulation world

CAV'11 Proceedings of the 23rd international conference on Computer aided verification
Functional Verification of DMA Controllers

Journal of Electronic Testing: Theory and Applications
A Functional Verification Methodology Based on Parameter Domains for Efficient Input Stimuli Generation and Coverage Modeling

Journal of Electronic Testing: Theory and Applications
An automatic coverage analysis for systemc using UML and aspect-oriented technology

CSCWD'04 Proceedings of the 8th international conference on Computer Supported Cooperative Work in Design I
Online selection of effective functional test programs based on novelty detection

Proceedings of the International Conference on Computer-Aided Design
Using model checking for reducing the cost of test generation

FATES'04 Proceedings of the 4th international conference on Formal Approaches to Software Testing
Planning for end-to-end formal using simulation-based coverage: invited tutorial

Proceedings of the International Conference on Formal Methods in Computer-Aided Design
Sanity checks in formal verification

CONCUR'06 Proceedings of the 17th international conference on Concurrency Theory
Automated feature localization for hardware designs using coverage metrics

Proceedings of the 49th Annual Design Automation Conference
Using static analysis for coverage extraction fromemulation/prototyping platforms

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Cohesive Coverage Management: Simulation Meets Formal Methods

Journal of Electronic Testing: Theory and Applications
A systematic approach to configurable functional verification of HW IP blocks at transaction level

Computers and Electrical Engineering
Checking sanity of software requirements

SEFM'12 Proceedings of the 10th international conference on Software Engineering and Formal Methods
Novel test detection to improve simulation efficiency: a commercial experiment

Proceedings of the International Conference on Computer-Aided Design
A probabilistic analysis method for functional qualification under mutation analysis

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
A guiding coverage metric for formal verification

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Software simulation remains the primary means of functional validation for hardware designs. Coverage metrics ensure optimal use of simulation resources, measure the completeness of validation, and direct simulations toward unexplored areas of the design. This article surveys the literature, and discusses the experiences of verification practitioners, regarding coverage metrics.